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1.0 INTRODUCTION
The wideband recorder development covered by Contracts NAS5-11643 and
NAS5-11288 has goals which are typical for a satellite equipment program; long life,
high reliability, minimum power consumption and minimum weight. This report
documents the efforts toward these goals on the Electronic Unit portion of the re-
cording system. The analyses and tests conducted on the other portion of the re-
cording system, the Transport Unit, were covered in Volume I of the Design Study
Report, issued earlier.
•
Since issuance of the initial report, a significant number of changes have
been incurred in the recorder specification. These were primarily due to changes
in the spacecraft system design, yet covered only minor changes in the Transport
Unit. Those changes that were required because of design changes are included in
this report, although the major portion of this report covers only the Electronic Unit.
The recording system is required to record and reproduce wideband data
from either of the two primary ERTS sensors. Return Beam Vidicon (RBV) camera
or Multi-Spectral Scanner (MSS). The camera input is an analog signal with a band-
width from dc to 3.5 MHz; this signal is accommodated through FM recording techniques
which provide a recorder signal-to-noise ratio in excess of 39 dB, black-to-white
signal/rms noise, over the specified bandwidth.
The MSS provides, as initial output, twenty-six narrowband channels. These
channels are multiplexed prior to transmission, or recording, into a single 15
Megabit/second digital data stream. Within the recorder, the 15 Megabit/second
NRZL signal is processed through the same FM electronics as the RBV signal, but
the basic FM standards are modified to provide an internal, 10. 5 MHz baseband
response with S/N ratio of about 25 dB. Following FM demodulation, however, the
MSS signal is digitally re-shaped and re-clocked so that good bit stability and signal-
to-noise exist at the recorder output.
Two additional, longitudinally-recorded channels are also included in the re-
cording system. One of these channels (Auxiliary Channel) is available for recording
of housekeeping or audio data and is capable of recording and reproducing a 5 kilobit
NRZ data stream. (Because of historical reasons this is basically an analog channel
with a bandwidth of approximately 100 to 5000 Hz).
The second longitudinal track (Search Track) is a pre-recorded digital channel
which outputs a discrete word for every 6 inches of tape movement. The output bit
rate is 1.0 kb/s or 4.0 kb/s for the low or high tape reeling modes, respectively.
A completely automatic control system cycles the recorder from one operating
mode to another, obviating the need for any intermediate commands. Memory functions
are also incorporated, so that the choices between RBV/MSS and Record/Playback are
stored even if primary power is removed from the system.
The division of the recording system into two discrete packages is a require-
ment of NASA Specification S-731-P-79, which calls for a minimum of electronics in
the hermetically-sealed enclosure \*iiich houses the tape transport. Hence, the major
elements of the Transport Unit are a transverse scan headwheel panel; a negator-
spring reeling system; a urethane coated, mylar-belt coupled, hysteresis motor
driven capstan assembly; and 2,000 feet of special two-inch wide video recording
tape. Miscellaneous guides, auxiliary heads, lu balancing elements, end-of-tape
sensors, pressure and temperature sensors and electronics are also contained in
the Transport Unit.
The electronics within the Transport Unit consist primarily of record amplifiers
for the wide band channels, and playback preamplifiers for all three channels. In ad-
dition, portions of the control elements for motor switching are also located in the
Transport Unit., To minimize the possibilities of tape path contamination, the
electronics and most of the transport wiring are located on the side of the motor-
board opposite to the tape path.
The balance of the electronic circuitry is contained in the Electronics Unit. This
unit is a compartmentalized sheet metal structure properly reinforced to house 29
printed circuit boards and one hard wired structure containing the larger components
which do not readily mount on printed circuit boards. This structure contains 12
connectors, of which four interconnect with the Transport Unit and seven with the
spacecraft. Each of these connectors contain related functions and are thus arranged
to facilitate the spacecraft harness wiring. One additional connector, the test point
connector, is used to evaluate the performance margin of the recorder system under
test conditions. This connector should be covered with an RFI shield in flight
configuration.
The specification for the recorder life requires "one year in orbit after con-
siderable ground testing" with a design goal of "4,000 full length record and playback
cycles". In the studies and tests conducted during the design phase of the program,
drift during three years was considered for the electronics and 4,000 record/playback
cycles (5,000 operating hours) was the minimum goal for all limited life mechanical
components except for the head-to-tape interface. In this latter area, a goal of 1,000
hours was established by RCA's proposal and this goal represented a two-to-one im-
provement over the best previous results. Two tests of "the most recent head/tape
configuration have now exceeded this goal.without failure and the wear rates experi-
enced do not preclude an extension of life to beyond 4,000 record/playback cycles.
Realization of this life, however, will depend on the ability to:
1) Minimize the build-up of contaminants on the video heads,
2) Prevent the occurrence of premature component failures. Design efforts
in these areas for the Transport Unit are described in this report,
together with the other related analyses and tests.
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2.0 FLIGHT RECORDER ELECTRONIC UNIT
2.1 Mechanical Design
The function of the Electronic Unit (EU) enclosure is to accommodate all Video
Tape Recorder (VTR) circuitry with the exception of the preamplifiers and wideband
record circuits, in a manner consistent with the electronic design needs, the operational
environment and specification requirements. Pursuant to this end the factors to be
considered are configuration and structure, heat removal, RFI, weight, spacecraft
integration, and selection of proper finishes and materials.
2.1.1 Configuration. - The configuration of the EU is based upon development
of the printed circuit board (PCB) form factor, the interconnection requirements, and
the space and weight allowances of the spcification.
a. Printed circuit board form factor. - The development of the internal con-
figuration of the enclosure and the PCB form factor necessarily proceed
together, because both electronic and mechanical requirements must be
considered at the same time.
The mechanical design of the printed circuit boards is shown in Figure
2-2. This design was selected to allow good electrical signal flow,
separation where necessary of various signals or functions, a reasonably
good conductive path for thermal considerations and the required
structural integrity.
This PCB for factor is compatible with the interconnection philosophy
and the allowable enclosure dimensions.
The physical location of each printed circuit board with its appropriate
unit designator and title is shown in Figures 2-1 and 2-3. These revised
locations are in accordance with the latest design of the MSS and control
circuitry.
b. Interconnect Approach (Figures 2-4 and 2-5). - Concurrent with the develop-
ment of the PCB configuration is the development of the PCB connector,
and a means of interconnecting these PCB's one to another and to the out-
side world (external) connectors.
Printed interconnect boards (IB's) were selected as the means of performing
the routine PCB interconnections, to obtain the advantages of weight and
bulk reduction, plus increased resistance to vibration damage due to the
minimal number of wires required. In addition, wiring errors are
minimized during assembly and test.
Al
A2
A3
A4
AS
A6
A7
A8
A9
A10
All
A12
A13
A14
A1S
1-2 Buffer /MSS Out
2-4 Buffer
Decoder '
Master Clock
1-2 Variable Clock '
2-4 Variable Clock
Aux Rec. /Search Play
Aux Playback
Sync Speed Detector
Volt Protect. /Shoe Sol. SW
Control
Cycler
Command
DC/DC Converter
Motor Aux
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
FM Equalizer
2-4 Limlter/Demod
1-3 Llmiter/Demod
RBV Out/Rec AdJ .
MSS/RBV Input
Modulator,
Telemetry
Capstan Servo
Ref. Generator
T.W. Processor
Iu Bridge
II. W. Bridge
Headwhecl/I w Driver
Capstan Driver/Damper
Capstan Bridge
Spare B
Figure 2-1. Electronic Unit PCB Locations
The final selection of the printed interconnect board is based upon the fact
that 90% of the actual board to board connections can be made via IB trace.
The balance of board to board interconnections are largely shielded leads.
External connectors must connect via wire in any case. The approximate
breakdown of connections is:
PCB Connections via IB trace
PCB Connections via wire
External Connections via wire at EB
External Connections via wire at Connectors
1,676
188
248
248
Approximate total Mo. of Connections in EU 2,360
2.1.2 Structure. - The enclosure is a stressed skin design of riveted construction
and provides mounting supports for all components, electrical shielding between PCB's,
and thermal conduction paths via Bircher Springs, connectors and PBC handles. The
"egg crate" internal configuration provides-structural rigidity and thermal conduction
paths from internal to external surfaces and to the enclosure mounting feet.
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Figure 2-3. Printed Circuit Boards in EU Enclosure
9
Figure 2-4. EU Enclosure (Front View)
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_**
Figure 2-5. EU Enclosure (Wiring Side)
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2.2 Thermal Analysis
The first attempt to solve for the heat flow and temperature rise of the Electronics
Unit was a steady state analysis using Thermal II, a computer program written by RCA-
AED. This program related the power dissipation of each board during the MSS play-
back mode with the radiation and conductive couplings between printed circuit boards,
interconnect boards, and wall sections to yield the heat flow and temperature of each
node or section of the unit. The heat sink for this case was defined to be the mounting
surface which conducted and radiated to a 45° C sink. The program was abandoned
when a transient analysis appeared to be indicated.
The new transient analysis uses another computer program developed by RCA-
AED called Thermal I. It uses board dissipations and the same radiation and con-
ductive couplings, but also accommodates the specific heat of the nodes, and the
variation of board power dissipation as the function of the VTR changes.
The transient analysis serves two purposes. The first is to see if the EU is
viable; that is, whether the transistor junction temperatures are less than 110° C
(230° F). The other is to define a suitable thermal-vacuum test procedure which
might be easily implemented in the test chamber that simulates or makes slightly
worse the temperatures predicted in the nominal orbit.
As previously mentioned, one of the major changes between this and the previous
program is the ability to go into different recording functions rather than a 100%,
steady state, duty cycle. Table 2-1 contains a description of what is considered a
nominal orbit load, a peak load in orbit, a thermal-vacuum test condition, and a
100% duty cycle. Also listed with these various power conditions is the worst case
sink temperature. Table 2-2 is a listing of the assumed power dissipation of each of
the boards during each of the record functions; the table also lists the peak board
temperatures after many orbits for both heat sink configurations.
The heat sink position has been the other major change since the Thermal II
analysis. Previously, the sink was described as the entire mounting surface. It is
now described as an emissive "window" on the end of the unit that is "looking" at
space. Because of the two units being mounted differently on the spacecraft, the sink
was taken to be on the skin outside either board Al or A15. This space window will
be maintained at 20 ±10° C by means of its radiation loss to space and heaters located
near the window.
The nominal orbital power condition is our primary interest. The other power
modes are just an interesting sidelight at this point. Also because of the different
sink positions, two separate studies are required. When the sink is on the end near
board Al, the highest board temperatures are created. That case will be discussed
first.
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TABLE 2-2. BOARD POWER DISSIPATION AND MAXIMUM TEMPERATURE IN
NOMINAL ORBIT
BOARD
NUMBER
Al
A2
A3
A4
AS
A6
A7
A8
AS
A10
All
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
NAME
Buffer
Buffer
Decoder
Master Clock
Variable Clock
Variable Clock
Aux. Rec. /Search
Play
Aux. Playback
Sync. Speed Dector
Volt. Prot./SSS
Control
Cycler
Command
DC /DC Converter
Motor Aux.
FM Equalizer
Limiter/Demod.
Limiter/Demod.
RBV Out/Rec. Adj.
MSS/RBV In
Modulator
Telemetry
Capstan Servo
Ref. Generator
TW Processor
I m Bridge
HW Bridge
HW/Iu) Driver
Capstan Driver/
Damper
Capstan Bridge
TOTAL
MODE DISSIPATION (WATTS)
STANDBY
0
0
0
0
0
0
1.3
0
2.2
.8
.4
.7
.32
4.0
2.0
0
0
0
0
0
0
1.0
0
1.7
1.5
.2
.4
1.3
0
0
17.82
RECORD
0
0
0
0
0
0
2.6
0
2.2
.8
1.6
.7
.32
11.0
2.0
0
0
0
.5
3.5
4.5
1;0
0
1.7
1.5
.2
.4
2.5
2.3
.2
39.52
REWIND
0
0
0
0
0
0
1.3
0
2.2
.8 •
1.6
.7
.32
5.5
2.0
0
0
0
0
0
0
1.0
0
1.7
1.5
.2
.4
2.5
2.3
.2
24.22
MSS PB
2.2
2.1
2.3
2.4
1.7
1.7
1.3
2.1
2.2
.8
1.6
.7
.32
12.0
2.0
1.8
4.5
4.5
0
0
0
1.0
4.0
1.7
1.5
.2
.4
2.5
2.3
.2
60.02
TEMPERATURE (°F)
NEAR Al
111.3
113.6
114.1
113.9
113.4
121.1
123.0
122.8
125.1
125.4
126.1
124.4
124.4
145.4
128.6
119.4
124.3
124.3
118.1
118.1
118.4
123.4
127.6
126.4
125.3
123.9
124.5
128.7
128.6
124.9
NEAlfcAlS
119.2
120.3
120.9
120.4
118.7
118.6
120.0
119.8
121.6
114.4
115.6
113.7
113.0
127.4
109.2
120.2
125.2
125.1
119.0
119.8
119.8
119.9
123.7
121.5
121.0
114.7
115.0
119.4
115.8
111.3
THERMAL-
VACUUM
127.8
128.2
128.4
128.2
127.2
1
 129.0
130.5
130.4
132.4
128.7
130.5
128.4
128.2
148.4
132.2
127.6
132.5
132.4
126.2
126.1
126.1
128.6
132.4
131.2
130.0
125.6
126.0
131.3
130.4
125.5
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Figure 2-6 shows the temperature of the DC/DC Converter board during the
first five orbits.. Because of the considerable cost of computer time, a calculation of
many orbits to find what the maximum board temperatures approached was undesirable
for every case studied. However, a curve based on the first few orbits could be made
to fit the peak temperatures very well. A curve of the form:
T
where:
T = peak temperature of the n orbit.
n
TV = peak temperature of the first orbit.
AT and A are unknowns.
was assumed. Based on a single Thermal I program of 15 orbits, which confirmed the
assumed curve's accuracy, the boards' peak temperature at any orbit or infinity was
predicted for all conditions. This curve and the peak temperature at infinity is also
shown on Figure 2-6 by the dashed lines.
Our other interest is to find a suitable thermal-vacuum test. With the DC/DC
Converter board at one end of the unit and the sink at the other, a large temperature
gradient resulted. The sink was 86° F (30° C) and the skin where the handle of the
Converter board is attached reached 132. 8° F at its peak. Because of this severe
gradient, a simple thermal -vacuum test procedure has not yet been established,
however, work in this area has just recently been started. It is hoped that blanketing
portions of the unit during the test, and accounting for other possible heat losses in
the spacecraft will yield a good test procedure.
As shown by Figure 2-7, when the sink has changed positions, the DC/DC
Converter board temperature is substantially lower as well as some of the other board
temperatures. Also, the skin outside the DC/DC Converter board handle is now
112. 1° F at its peak. Defining a test procedure for this condition is also underway.
The Thermal I analysis yields only a board's temperature. The criteria for a
transistor's viability is whether its junction temperature remains less than 230° F
(110° C). Now that the board temperatures are known, the temperature rise from the
board to the junction will determine if a transistor needs further heat sinking. This
study of junction temperatures is also underway now. When a transistor junction
temperature is excessive, some thermal conductive epoxy will be necessary to create
a sufficient heat path to the board. It is hoped that relatively few transistors will
require this epoxy so that any additional weight will be minimal. There is also a
special heat-sinking handle on the DC/DC Converter board and the voltage protect
board. A separate analysis of these boards is required.
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2.3 RFI Considerations
The requirement to seal the EU against RFI resulted in relatively few design
changes from the original non-sealed EU except in the area of the external connectors.
2.4 Enclosure Changes
The basic enclosure was modified to include continuous mounting flanges for
the top and bottom covers, and a maximum cover fastener spacing of four inches.
RFI gaskets were also added between the flanges and covers. The top cover, originally
designed to allow test jack access without cover removal was redesigned to include the
test jacks within the sealed enclosure.
2.5 Filtering
Filter pin connectors were added to all telemetry, external signal, command
and power leads connecting the EU with the spacecraft. Additional filtering for the
primary power leads is provided within the enclosure. The test point connector,
not used during flight, is to be sealed using a standard (or modified if required)
metalic protective cap. -
2.6 EU Weight Summary
The EU weight control report (Table 2-3) presents the current weight forecast
for the electronic unit of 31. 392 pounds, which is 4.186 pounds below the December
1970 forecast. This weight reduction resulted from the implementation of the weight
reduction program set forth in the Fifth Quarterly Report. This plan included
reduction of selected panel thicknesses of the EU enclosure, reduction of selected
PCB thicknesses and a review of EU interconnection wire sizes.
The method used in arriving at the PCB weights is presented in Table 2-4 and
is based upon the actual weights of the PCB's currently generating in the engineering
model. Several of these boards are still subject to some design changes (especially
in the MSS area); most are of 0.093 thickness, and none have been coated (MFP).
Small deviations from the weights presented are therefore still to be expected.
Further, the finalized system weight may vary slightly due to allowable tolerances
in board thickness, MFP thickness, quantity of solder used, etc.
2.7 Integration
Prior to the selection of a spacecraft supplier, RCA proceeded with design
under the ground rules layed down by the equipment specification and the Nimbus D
environmental handbook. Compatability between these requirements and the actual
requirements set forth following selection of GE as the spacecraft supply is good;
the only exception of note being in the thermal area, discussed elsewhere in this
report.
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TABLE 2-4. PCB WEIGHTS
Ref.
Desig.
Al
A2
A3
A4
A5
A6
A7
A8
A9
A10
All
A12
A13
A14
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A 30
Board
Name
Buffer 1-3
Buffer 2-4
Decoder
Master Clock
Variable Clock
Variable Clock
Aux. Rec/Search Play
Aux. Playback
Sync Speed Detector
Voltage Protect/SSS
Control
Cycler
Command
DC/DC Converter
Equalizer
Limiter/Demod
Limiter/Demod
Record Adj/RBV out
MSS/RBV IN
Modulator
Telemetry
Capstan Servo
Ref. Generator
Tone Wheel Processor
Iw Bridge
Head Wheel Bridge
Head Wheel/Iw Driver
Capstan Driver/Damper
Capstan Bridge
Weights (Ibs)
^^i— i
T3 cS -p 2
o) o t-i 3
_ft o rt o
0.406
0.406
0.468
0.594
0. 437
0.437
0.437
0.406
0.437
0.406
0.656
0.437
0.375
1.375
0.532
0.532
0.532
0.500
0.562
0.687
0.454
0.532
0. 437
0.437
1.186
0.844
0.594
0 . 532
1.186
-3 w
*o ^ ^
*i— * t, *jjj
0.344
0.344
0.468
0.594
0.437
0.437
0.375
0.344
0.375
0.344
0.594
0.437
0.375
1.375
0.470
0.470
0.470
0.438
0.500
0.625
0.422
0.470
0.375
0.375
1.186
0.844
0.532
0.470
1.186
1 $Kf\ ™ J-> 0$g"^e §f|||
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
0.03
TOTAL
-u
H 1
0.374
0.374
0.494
0.624
0.467
0.467
0.405
0.374
0.405
0.374
0.624
0.467
0.405
1.405
0.500
0.500
0.500
0.468
0.530
0.655
0.452
0.500
0.405
0.405
1.216
0.874
0.562
-0.500
1.216
16. 542
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Several meetings have been held between GE
 t RCA and NASA for the .purpose
of clarifying interface requirements with regards to equipment finishes and thermal
requirements, mechanical mounting, cabling and connectors, and the definition of
open areas.
Presently the mechanical mounting interface is well defined, RCA and GE having
agreed upon the use of drill templates to assure proper fit. In addition, drill template
drawings have been approved by both RCA and GE, and these templates fabricated.
The definition of cabling and connectors is all but complete. Recent changes
to the cabling drawings have been agreed to and implemented by RCA, while connector
interfaces have also been recently clarified.
2.8 Materials
All materials and finishes used in the Electronic Unit, with the exception of
aluminum, magnesium and steel, are listed in Table 2-5.
TABLE 2-5. ELECTRONIC UNIT MATERIALS AND FINISHES
Material Mil Spec or RCA Drawing No. Where Used
Silicone
Epoxy formulation
Glass-Epoxy Sheet
Mylar (Polyester)
Brass (annealed)
Brass
Brass
Nylon
Insulation, Wire
Glass Epoxy
Solder
Loctite
Glyptol
Tin Plating
Iridite
Dow 23
MFP
Hard Coating for Al
Paint, Black Velvet
Paint, epoxy (White)
Paint, epoxy (Black)
Mil-R-5847, Cl. II, gr. 50
8533343-11
MIL-P-13949
2010817-10
2010020
2010553
2010019
2010798 (L-P41D a (2))
2010909-812 (847)
2010896
SN 63-W-RA-P2 (QQ-S-571)
8954869
2010156
MIL-T-10727
1980135-1
2021060
2016185-1
1980041
2020787
8909949-1
8909949-3
RFI Gasket
Elec. Component Cement
PCB base Material
Component Spacers
PCB terminals
PCB terminals
Coax PCB Terminals
Cable Ducts (IB)
Shield for Wires
Spacer, Insulator
General Use
Staking of screws
Elec. Comp. (Coils) Locking
PCB Terminals
Aluminum Finish
Mag. Finish
PCB Coating
Heat Sink Coating
Enclosure Surfaces
PCB Marking
PCB Marking
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3.0 FLIGHT RECORDER/REPRODUCER TRANSPORT UNIT DESIGN
The discussion in this section will be limited to reporting of technical develop-
ments subsequent to the design status described in the Design Study Report, Vol. I.
On this basis then, the new design areas to be discussed are: the new reel transmis-
sion, the new deck design, updating of the enclosure design. The new study areas
to be described are: the analog study of the transport, an updated thermal discussion,
tape active length and coasting measurements, and the vibration survey of the
Engineering Model.
3.1 Transport Mechanism
3.1.1 Redesign of Reel Torquing Transmission. - The transmission has been
redesigned to improve the tooth loading parameters; however, the overall reduction
ratio between the reels and negators remains unchanged. A schematic of the new
system is shown in Figure 3-1 (a), and a schematic of the previous system in Figure 3-1 (b).
An idler shaft stage has been added to reverse the motion of the takeup reel "seen" at
the differential. This permits both toothed belts to be coupled to the end bevel gears
of the differential, and the negators to be coupled to the spider shaft. In the previous
design the takeup-reel toothed belt was coupled to the spider shaft, and the negators
were coupled to one end of the bevel gear. There has been a modification in the number
of teeth on the various sprockets and gears, resulting in the following improvements:
a. The torque load on the spider shaft and the bevel gear tooth loads has
been decreased 28. 5%.
b. The tooth loads of the sprocket-belt drives have been reduced. Re-
placement of the 45-tooth sprocket on the supply reel shaft by a
56-tooth sprocket reduces its tooth load by 36%. Replacement of the
30-tooth sprocket on the takeup-reel shaft by a 56 tooth-sprocket
reduces its tooth.load by 71.5%.
c. Only one belt side load is now applied to the spider shaft. Previously,
two belt side loads were present.
d. The bevel gear tooth frequencies have been changed to reduce possible
effects of transport resonance between 15 Hz and 18 Hz. In the previous
design the bevel gear tooth frequency varied from 7. 5 Hz at BOT
(Beginning of Tape) to 25 Hz at EOT (End of Tape). In the new
design the tooth frequency varies from 42.1 Hz (BOT) to 44. 5 Hz (EOT).
24
REEL TAPE REEL
NEGATOR
TAKE UP
NEGATOR
TAKE UP
NEGATOR
OUTPUT
DRUM
I35T
1.8749 P. D4-
I35T
mm
1:1 I li:
I04T
II
56T
1.456 P.O.
,.-',U,,.J'e
mi ii i i t—^2.
11.4 I89T [T,
I89T
6249 P.O.
72 PITCH
CH
4:i .
1 1
_x_
/
x ! !xoXx[ ;x \
l~l 1 I 1 1 1 I . i : i .44
40T
1.040-P.O.
-TOOTHED BELT
I93T
15.749 P.O.
40T
(a). Revised Configuration
56T
REEL
53 T
(45T FEAS)
TAPE
L
I06T \
53T
(45T FEAS)
NEGATOR
TAKE UP
NEGATOR
TAKE UP
NEGATOR
OUTPUT
DRUM
2I2T
REEL
(SOT FEAS)
70 T
(30T FEAS)
'35 T
II
|
(b). Previous Configuration
Figure 3-1. Reel Torquing Transmission
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e. The bevel gear teeth will be Electrolyzed to improve the surface
hardness, friction and wear characteristics. The gear tooth lubricant
has been changed from Lehigh L-793 (G-8), in the previous design,
to Andok C (G-6), in the new design. This was done to eliminate poten-
tial incompatibility between bearing grease and gear grease. There is
also some indication that Andok C may be more effective at higher
tooth pressures.
The first opportunity to evaluate the new design will occur when the breadboard
transport is retrofitted with the new components. The present schedule for this event
is the second half of December.
3.1.2 Transport Deck Design. - The transport deck design of the Engineering
Model has been modified from that of the Feasibility Model in accordance with Tech-
nical Direction No. 1 (10/20/69). The modification replaces the printed circuit dis-
tribution board by a standard wiring harness, and eliminates the blind mating con-
nectors. The new deck has ribbing to facilitate routing of the wiring and also to pro-
vide increased deck stiffness. The stress analysis of this deck was presented Vol I
of the Design Study Report and is still applicable.
In the course of vibration testing of the Engineering Model, a simple vibra-
tion damper was added to the deck assembly. The damper consists of a strip of
0.090" aluminum sheet, 1" wide, and 19.6" long. The aluminum strip is clamped
by cleats to the flange of the central stiffener rib with a thin viscoelastic layer (3M
adhesive transfer tape #466) between the two clamped surfaces. The damping action
reduced the amplification from 8.0 to 3.7 at the lowest resonant frequency. Based
upon these results, it was decided to incorporate the damper in the design.
3.1.3 Analog Study of Transport Dynamics. -, An electrical analog circuit
of the tape transport was designed for computer application. The original purpose
was to investigate mechanical resonances; however, its usefulness was extended to
an optimization study of the capstan servo. One type of computer run was used to
explore the possible effects of excitation by the differential gear teeth. This was
done by assuming a constant amplitude torque disturbance at the negators, and vary-
ing the disturbing frequency. The velocity response at various points in the trans-
port were obtained. This was done for tape-reel parameters corresponding to EOT,
COT, and EOT (Beginning of Tape, Center of Tape and End of Tape, respectively).
The dominant lower resonant frequencies derived were: 15 Hz at BOT, 18 Hz at
COT, and 18 Hz at EOT.
It is planned to update this study with minor changes, consistent with the new
transmission. The input disturbance will be changed from a nominal constant torque
input to a nominal constant relative velocity between the two end level gears.
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3.1.4 Tape Active Length and Coasting Measurements. - Tape:footage param-
eters, based on measurements of both the Feasibility Model and the Engineering Model,
are presented in Figure 3-2. The primary end-of-tape switches limit the normal
active tape length to 1800 feet, minimum. At the beginning of tape there is a nominal
tape length of 45 feet between the true start'of tape and activation of the primary switch
(BOTP); the secondary switch is activated (BOTS) 30 feet from the true start of tape.
At the end of tape there is 110 feet of tape between the true end of tape and activation
of the primary switch (EOTP); the secondary switch is activated (EOTS) 30 feet from
the true end of tape. Between EOTP and EOTS there is 80 feet of tape, of which
65 feet is treated with cleaning compound. .
Measurements of tape coasting length at high speed were made with and without
the capstan brake. These values are given in Table 3-1.
3.2 Transport Enclosure
The enclosure was redesigned to correct a high stress problem existing in the
original design. A sketch of the new configuration is shown in Figure 3-3. The stress
analysis presented in the final version of the Design Study Report, Vol. I, is an up-to-
date treatment of the new design. A summary of these calculations are shown in
Figure 3-4. The enclosures will be machined from forged blocks of Magnesium Alloy'
ZK60A-T6; some of the properties of this alloy are also shown in Figure 3-4. In con-
junction with RCA metallurgists, it was decided to heat treat to the final T-6 condition
before machining. This condition results in good machinability, with no problem in
obtaining uniform heat treatment throughout the block thickness.
Tore, frtiitj
te/tl) dtu
compound
•
/?/«/««*! 1»f* /Htfjt
tgOO ft t.,Jtf*ISfff ft, ttft/rn
It65 ft teftl
Typtca/ ttft (offfi'if Jittoft* ; 5ft
• fotnrJ tub tf Iff*
• fret nift> fftfd
• HiHteut eefttf* trdr*
Figure 3-2. Tape Footage Parameters
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TABLE 3-1. HIGH SPEED TAPE COASTING LENGTH DATA
With brake
Without brake
Coast Length (Inches)
EOT
Rewind Wind
24 34
60 148
COT
Rewind
30
63
Wind
30
63
EOT
Rewind
39
104
Wind
28
54
3.3 Transport Thermal Considerations
3.3.1 Background. - The thermal design of the Recorder System was based
upon The Nimbus D, Revision 1 Handbook, which outlines the Thermal/Vacuum test
profile for Electro-Mechanical Subsystems. Upon this basis, an analytical steady
state thermal evaluation was presented in Vol. I of the Design Study Report. Follow-
ing selection of a spacecraft contractor, RCA Installation Drawing 8370948,
3 August 1970, was submitted. Both documents define essentially the same require-
ments for thermal sinks — both radiant and conductive. Recent communications in-
dicate that the planned spacecraft installation is compatible with these sink require-
ments, although some questions as to Recorder duty cycle remain open.
The Design Study Report was reviewed at the Design Review Meeting of October
20, 21 and 22, 1970. During the review, NASA questioned the value of thermal con-
ductivity through a silicone rubber material, which RCA had given as 23 BTU/hr/ft2/in/°F.
This, in fact, is incorrect; published values of conductivity through such materials vary
approximately from 1 to 3 BTU/hr/ft2/in/°F.
3.3.2 Present Status. - As a result of the error found to exist in the steady
state analytical evaluation presented in the Design Study Report, three avenues of
investigation were opened:
(1) The steady state program was re-run using a Thermal conductivity
value for silicone rubber of 2 BTU/hr/ft2/in/°F. The results of this
evaluation versus the values of At and Q reported in the Design Study
Report are given in Figure 3-5. For this change, note that the tem-
perature rise above sink for the motor board went from At = 17.0°F
to At = 24.8, an additional rise of approximately 8°F. (Other minor
differences are also shown in the Figure.)
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CALCULATED MAXIMUM STRESSES
Parameter
1. Upper and Lower Wall Stress
a) Outer Skin
b) Flange
2. Side Wall Stress
3. End Wall Stress
4. Deflection of Upper
and Lower Walls
Nominal Value
Comments on Deviation
from Nominal Value
+14.2 KPSI ) Small stress raisers due to
-10.2 KPSI J corner radii (10-20%) and
treatment of shear lag.
±10.2 KPSI Moderate stress raisers
due to discontinuities at
rib-side wall junction,
stress reductions due to
±10.7 KPSI neglect of flanges.
. 080" Small ± errors due to
assumed edge conditions,
neglect of flange, and
shear lag
Minimum; Mechanical Properties of ZK60A-T6 Magnesium Forging
Max Strength Axis Miri Strength Axis
Tensile Strength, KPSI
Tensile Yield Strength, KPSI
Compressive Yield Strength,
KPSI
46
28
25
40
22
21
Figure 3-4. ERTS Enclosure Stress Calculations
3Q
Rl' R2* etc* ~ Radiant TransferPaths
Cl' C2* etc' ~ Conductive Transfer Paths
Node
Node
Node
Node
Path
Path
Path
Path
Path
Path
Path
Path
Path
1
2
3
4
Rl
R2
R3
R4
cl
G2
C3
C4
C5
At (above sink) ° F Q -BTU/hr „
K=23 K=2 K=23 K=2
Motor Board
Motor Board Support
Top Enclosure Cover
Bottom Enclosure Cover
Motor Board to Top Cover
Top Cover to Sink
Motor Board to Bottom Cover
Bottom Cover to Sink
Motor Board to MB Mount
Motor Board Mount to Top Cover
Motor Board Mount to Bottom Cover
Bottom Cover to Mounting Feet
Mounting Feet to Sink
NOTE; The analyses contain the following differences:
17.0 ,24.8
10.7 7.0
10.0 8.6
6.8 4.3
31.7
45.6
37.6
25.4
95.7
13.9
81.7
93.9
93.9
73.5
39.1
76.0
15.7
23.4
34.45
57.8
118.1
118.1
In analysis where K=23;
In analysis where K=2 :
In analysis where K=2 :
Total Heat Load is 165 BTU/hr.
Total Heat Load is 173 BTU/hr.
Mounting Foot, Node 5 and bottom cover,
Node 4 are Isothermal, whereas the
analysis wherein K=23, a,low resistance
between nodes 4 and 5 was used.
Figure 3-5. Transport Thermal Chart
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(2) A search was initiated for methods of increasing the thermal conduc-
tivity between the motor board and the surrounding structure while re-
taining the electrical isolation and mount compliance requirements.
Working through the existing mounting system, various electrically
isolated spring systems were evaluated. Additionally, the use of
electrically-isolated "ground strap" thermal conductors to fit with
the present configuration was tentatively explored, with inconclusive
results. A search is in progress for an alternate material, specifically
formulated for thermal conductivity, to directly replace the silicone
rubber isolators. To date, an RCA developed formulation of alumina -
filled urethane, used on space programs dating back to Ranger, appears
promising.
(3) A test series designed to evaluate the actual temperature distribution
of an operating transport unit has been initiated on a "unit availability"
basis. These tests are being conducted on the Engineering Model
Transport Unit with the test results intended as verification of analyt-
ical data.
In light of the now marginal temperature condition shown by the latest steady
state evaluations, it is thought advisable to enter into a transient analysis based upon
an actual recorder duty cycle. Recent interface meetings indicate that maximum
operate time for the recorder appears to be only 20 minutes per 103 minute orbit.
3.4 EM Transport Vibration Test
Engineering level vibration tests were performed on the EM transport, mounted
in the original lower enclosure. The upper enclosure was omitted for purposes of
visibility and instrumentation. However, its flange stiffening effect was roughly sim-
ulated by the addition of lengths of angle iron. Accelerometers were mounted on three
points on the deck, on the headwheel motor and on one tab of the "picture frame."
Initially, a low-level survey was made with a constant ±lg sinusoidal excita-
tion normal to the tape deck (a lateral plane). This was done for three types of deck
mounting:
a. The deck "hard-mounted" (without rubber isolators) to the frame.
b. The deck "soft-mounted" (with rubber isolators) to the frame.
c. The deck "soft-mounted"; plus a damper strip.
Sample X-Y plots, showing the accelerometer reading at the center of the
deck, are given for these three types of mountings in Figures 3-6 through 3-8.
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FREQUENCY (Hz)
Figure 3-6. EM Transport Vibration Test (Hard-Mounted)
33
2 3 4 6 6 7 6 9 1 0
FREQUENCY (Hz)
Figure 3-7. EM Transport Vibration Test (Soft-Mounted)
34
FREQUENCY (Hz)
Figure 3-8. EM Transport Vibration Test (Soft-Mounted, with Damper)
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The transport was then given full qualification level sine sweep and random
excitation in all three planes. Due to the obvious improvement effects of the damper
strip, it was retained for these tests. X-Y plots of the accelerometers were obtained
for each run. At the end of each run the transport was operated mechanically to
check for gross malfunctions.
Two failures occurred, both of which are not considered to be associated with
a design problem. At the end of the first sine sweep, three full tape passes were
made and, during the third pass, the tape caught and tore in the shoe. This is believed
to have been caused by a small particle which entered the tape path, due to the absence
of the top cover, during testing or transportation. In any event, no repetition of this
occurred during the five subsequent runs.
The second failure, a sudden stop of the headwheel, was observed when the
transport was being operated after completion of all vibration testing. It was found
that one of the balancing screws had worked its way out sufficiently to hit the shoe.
This occurred because a standard set screw had been installed by engineering per-
sonnel during the strike, instead of the required self-locking type of screw. Sub-
sequently, it was found that a shoe flexure had cracked. It appeared, fairly con-
clusively, that this had been caused by impingement of the protruding balancing screw.
The reasons for this conclusion were gouging marks, on a screw head and corner of
the guide, which were in the rotational path of the protruding screw. An examination
by our Materials Laboratory showed no abnormal material property or surface con-
dition present in the^vicinity of the crack.
3.5 Transport Unit Weight Summary
The updated Weight Control Report (Figure 3-9) shows an increase of 1.7 Ibs
in the TU (since February 1970) to a total weight of 45.13 Ibs. This weight was veri-
fied by the actual weighing of the Engineering Model Transport Unit and adding the
differential weights of those components which will change in the final configuration.
These differential weights are the re-designed enclosure (AW = +0.9 Ibs) and the
Differential/Negator Assembly (AW = +0.55 Ibs). The Differential/Negator Assembly
weight increase results from improvements in the reel drive transmission system.
The increase in enclosure weight is based upon actual measurement of a nearly com-
plete upper enclosure of the new design. This item will be reviewed when dimensional
inspection of the enclosure is complete.
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4.0 FLIGHT RECORDER/REPRODUCER ELECTRONIC
UNIT, ELECTRICAL DESIGN
4.1 WIDEBAND CHANNELS
The wideband channels of the ERTS recorder system are handled by means of
a transverse scan recording system. A headwheel containing four magnetic heads
scans the tape at high speed and at right angles to the tape motion. In order to per-
mit the recording and reproduction of a continuous channel of information, the signal
processing shown in Figure 4-1 is performed. The video input information generates
a continuous flow of FM information. The signal is then subdivided into two channels;
one covering information going to scanning heads 1 and 3, the other to scanning heads
2 and 4. This information is switched electronically so that recording power is applied
only to the scanning head that is in contact with the tape. The bottom of the figure
shows diagrammatically the sequential sections of information recorded on the tape.
Note that there is some overlap in the stored information during the recording process.
On playback, the individual heads play back the transversely recorded infor-
mation (Figure 4-2). The individual output signals are combined into 1-3 and 2-4
FM channels. Since the information in each of these channels would be discontinuous,
a fill-in operation is performed so that, in fact, each information channel in the FM
domain will have a continuous flow of information. (Note again the overlap period
between the primary information channels.) The FM signal is subsequently demodu-
lated by two separate circuits. Note, however, that any timing discontinuity in the
FM information channel (such as may be caused by slight playback tape scanning
errors) will result in a switching spike in each of the two separate output channels.
To remove the switching spikes, the baseband information is combined into a single
channel by switching the video signal from one head to the next toward the end of the
overlap period. The video switch is extremely fast and will not cause output spikes
that extend beyond the normal system noise level.
In handling the RBV (Return Beam Vidicon) signals, the head switching occurs
synchronously with the scanning rate of the raster. In this manner, any playback
scanning error will only modify the horizontal line length, but will not cause timing
errors within the picture display. In the MSS mode, any playback scanning error is
removed by use of a digital buffering system.
Figure 4-3 shows, in block diagram form, the manner in which the RBV and
MSS signals are handled in the Electronic Unit of the recording chain. The 3.5 MHz
RBV signal is amplified, pre-emphasized and dc level shifted to give the proper fre-
quency deviation to the FM modulator. This signal is then transmitted to the record
current adjust module where, by remote command, the recording level can be ad-
justed to compensate for wear of the video heads.
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Figure 4-3. Electronic Unit Wideband Record
The 15 Mb/s MSS data and clock signals are received by balanced line re-
ceivers . The data is re-clocked to establish a controlled phase relationship between
these two signal channels. The data is then pre-emphasized and dc level shifted to
give the proper frequency deviation to the FM modulator. The clock signal is divided
by 10, yielding a 1.5 MHz sine wave. This signal is added to the modulator and con-
stitutes a pilot tone signal which is required for proper decoding of the MSS informa-
tion. These two signals are then introduced to the record current adjust module,
from which they go to the Transport Unit.
Figure 4-4 shows the manner in which the RBV or MSS FM signals are handled
in the Transport Unit. The circuits to be described have to be housed In this unit, as
these signals must be in close proximity to the video record/playback heads.
0 0
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Figure 4-4. Transport Unit Wideband Channels
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The incoming FM signal is divided into the 1-3 and 2-4 recording chains.
These signals are then amplified to a sufficient level for recording on the magnetic
tape. Specifically, the output from the record amplifiers goes through a record/
playback relay to the headwheel panel assembly. There, the signal is transferred
through a rotary transformer assembly to the video heads proper.
Upon playback, the signals induced in the video heads pass through the rotary
transformers and the record/playback relays to four individual preamplifiers. From
there, the signals go to two playback amplifiers: one for channels 1-3, the other for
channels 2-4. The playback amplifiers provide some aperture (cosine) equalization
for the signal, and generate enough signal level for transmission to the Electronic
Unit.
Figure 4-5 shows the wideband signal processing in the Electronic Unit. For
the RBV mode, the 1-3 and 2-4 playback signals are introduced to two equalizers
which further equalize the high frequency response of the playback signal. These
units also contain a linear roll-off circuit which improves the overall signal to noise
performance of the recorder system. The two FM output signals are then introduced
to two limiter/-demodulators to recover two baseband information channels. In these
circuits the video pre-emphasis is also removed and a sharp cut-off, low-pass filter
separates the baseband information from the FM carrier signal. The resultant video
signals chain is finally combined into a continuous RBV signal by means of the video
switch and driver circuitry.
K&V
v/eeo
Figure 4-5. Electronic Unit Wideband Playback Channels
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The recovery of the MSS information proceeds, in part, in a manner similar
to that of the RBV signals. However, the equalizers are also used to extract the
pilot tone information that was initially added to the FM information channel. From
the pilot tone signals, two variable clock signals are developed: a 1-3 and a 2-4
clock signal. These clocks follow the exact timing of the video playback signals.
A master clock signal, which follows only the long term average of the pilot infor-
mation, is also developed.
The variable clock signals are used to operate the decoders where the base-
.band video information derived from the limiter/demodulators are strobed to recover
the original digital information. The variable clocks are also used to strobe the
recovered digital data into the buffers. Read out of both buffers is accomplished by
means of the single master clock so that the data output of the buffers will contain a
continuous flow of information compensating for any playback scanning (shoe) errors.
The data channels thus derived are combined by a digital switch into a single output
signal. A final reclocking operation takes place and the data and clock output signals
are made to conform to the desired format.
For proper operation of the buffer, proper timing operations are required.
This timing is derived directly from the pilot tone signals. M particular the zero-
cross ings of the 1.5 MHz pilot tone result in a unique phase relationship of the 15
MHz clock signals. The information thus available can be used to assure proper
read-in and read-out of the buffer. (A more detailed discussion of the buffer phasing
operation is covered in Paragraph 4.1.3.3).
4.1.1 RBV System Circuit Description. - The circuits used in the RBY
system sometimes share the same boards used in the MSS system. Moreover, the
required functions are frequently performed by the same board. For this reason,
the boards required for the simpler (RBV) system are discussed first. Commonality
will be covered during the discussion of the MSS system.
Presentation of circuits is in the order of signal flow.
4.1.1.1 Input Network (Figure 4-6). - The MSS input and RBV input networks
are built on a single board. The RBV source impedance is a 75-ohm shielded line.
A potentiometer across the input is used to adjust the signal range. After a slight
amount of high frequency pre-emphasis, the signal feeds U8, a balanced input dif-
ferential amplifier with a dc gain of approximately 10 dB. The output of U8 is then
attenuated by about 3 dB and fed to a matched transistor pair (U9) connected as an
emitter follower. Potentiometer R47 is used to fix the RBV dc level at the modulator
input to approximately -0.75V to +0.75V.
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4.1.1.2 FM Modulator (Figure 4-7). - The FM Modulator converts the base-
band video signal into the required FM format. The same device is used for RBV and
MSS; however, the quiescent frequency and the deviation is switched in the RBV/MSS
Input module to obtain optimum system performance for either service.
The FM Modulator is a balanced direct modulator. The required input signal
180 phase shift is provided by complementary emitter followers. Two emitter
follower stages and a 6.2-volt Zener diode in series with each input generate the
nominal oscillator bias.
Both the high frequency (HF) and low frequency (LF) oscillators are variations
of the standard Colpitts variable frequency oscillator. The tank circuit of each oscilla-
tor contains a voltage-variable capacitance diode (Varicap) with a nominal capacitance
of 47 pF. In general, as the reverse voltage across the varicap increases the capaci-
tance decreases, which results in an increase in oscillator frequency. The nominal
operating point (100 MHz) provides an oscillator sensitivity of approximately 1.5 Khz/
mV, or a difference frequency deviation of 3 kHz/mV. This sensitivity results in a
RBV and MSS deviation of 8.35 ± 2.25 MHz and 12.75 ± 0.75 MHz respectively.
Emitter followers at each of the oscillator outputs feed a transformer-coupled,
diode-bridge mixer (see Figure 4-8). The output of the mixer feeds a notch filter
which rejects the unwanted sidebands and extracts the oscillator difference frequency.
The filtered FM signal is combined with the 1.5 MHz pilot tone in the FM
Amplifier (Figure 4-9), before being fed to the record current attenuator and record
amplifiers.
The FM and pilot tone signals are combined in a differential amplifier with a
gain of about 30 dB. ' This stage is followed by a wideband current amplifier with a
maximum output impedance of 10 ohms.
4.1.1.3 Record Current Adjust. - The Record Adjust Circuit provides a means
for remote adjustment of the record current to compensate for normal record head
and tape wear. A 0 to 7 dB attenuation range is available in 1 dB increments; also,
during the Return Beam Vidicon (RBV) mode of operation, ah additional 8 dB of atten-
uation results. (Exact attenuation values will be determined after Life Tests.)
Ground station monitoring of each of the three attenuator states is available through
three binary coded telemetry signals; 1 dB, 2 dB and 4 dB.
The Record Adjust Schematic is shown in Figure 4-10. FM input attenuation
is provided by grounding capacitors Cl, C2 and C3. Emitter follower, Ql, is used
for isolation and to buffer the RBV control switch, Q2. Latching relays K2 through
K4 are connected as a three stage binary counter controlling attenuator switches SK2
44
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Figure 4-6. MSS/RBV Input Circuit
Schematic Diagram
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(2°), SK3 (21), and SK4 (22) respectively. The serial remote control pulses switch
relay KL which in turn triggers the binary counter. Table I shows the counter truth
table versus the number of input pulses.
TABLE 4-1. REMOTE CURRENT ADJUST COUNTER TRUTH TABLE
Pulse
1
2
3
4
5
6
7
8
Attenuation
1
2
3
4
5
6
7
0
Latching Relay
State
 ;
K2
1
0
1
0
1
0
1
0
K3
0
1
1
0
0
1
1
0
K4
0
0
0
1
1
1
1
0
4.1.1.4 Record Amplifier, Preamplifier and Playback Amplifier. - These
three circuits are housed in the transport unit. As their functions and physical ar-
rangement have not changed since the initial design effort, the circuit descriptions
covered in the Design Study Report, Vol. I, are still valid.
4.1.1.5 FM Equalizer. - Since the high frequency response of the playback
heads falls off approximately as the cosine squared, signal equalization is required
to compensate for the response variations prior to FM limiting and demodulation.
Also, sufficient equalization is provided to compensate for signal-line capacitance.
The FM signal to noise is improved by utilizing a two stage linear roll-off filter.
The equalizer also provides the circuitry required to extract the pilot tone signal
used in the MSS mode.
The FM Equalizer (Figure 4-11) consists of two identical channels; one half
responds to the inputs from playback heads 1 and 3, and the other half is for the
inputs from playback heads 2 and 4. Considering only the 1-3 inputs for descriptive
purposes, a gate provides the fill-in signal between the 1 and 3 head signals by
sampling the 2-4 input every 1.6 ms. The next stage feeds three networks, the RBV
equalizer, the MSS equalizer, and the pilot tone extractor. Differential amplifiers
are used to provide high frequency emphasis by taking the difference between
two signals which exhibit a phase shift due to delay lines DL1 and DL4. To compen-
sate for manufacturing tolerances, individual head equalization control is achieved
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Figure 4-11. FM Equalizer
Schematic Diagram
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by adjustment of potentiometers for heads 1 and 3, respectively. The D gate signal,
which is high (+3.5 V to +4 V) during the head 3 signal, switches the potentiometer
reference level between heads 1 and 3.
Following equalization, the FM signal to noise ratio is improved with a two
stage linear roll-off (LRO) filter. The filters are T sections of an m-derived, low-
pass filter, which is characterized by a linear phase (constant group delay) response
up to approximately 25% of cut-off frequency. For the RBV mode, the LRO filter
null frequencies are 14 MHz at DL2 and 19.6 MHz at DL3. In the MSS mode, the null
frequencies are 21 MHz at DL5 and 29 MHz at DL6. An output gate is used for RBV
or MSS mode selection. When the gate level is 0, the system is in the MSS mode;
when +4.5 V, the system is in the RBV mode.
4.1.1.6 Limiter/Demodulator. - The system requires two limiter/demodu-
lators, one for heads 1-3 and the second for heads 2-4. Each of these circuits con-
verts the FM waveform back to the original modulating signal. Prior to demodulation,
the FM input is amplified in three differential amplifiers (Figure 4-12). This
amplification and limiting removes amplitude variations which may be introduced by
the transmission path, tape dropouts and bandwidth restrictions. After limiting,
both phases of the FM signal are applied to a pulse shaper where a constant pulse
width of approximately 23 ns is generated at each zero crossing. These pulses are
applied to a diode detector bridge and the resultant dc output is integrated by an RC
network and then amplified by an integrated circuit. The output of this stage feeds
two parallel low pass filters; one path is for RBV video signals and the other path is
for the MSS data. An operational amplifier in the MSS channel provides a dc offset
for extraction of the carrier, and an emitter follower drives the MSS decoder.
4.1.1.7 RBV Video Output. - The two limiter/demodulators feed the Video
Output circuit where the information is time-multiplexed into a signal channel, (See
Figure 4-13.) In order to be compatible with the FET switch, the amplifier outputs
are offset so that a negative level appears at the 2x1 switch inputs. Reference
generator timing levels are level shifted through appropriate transistors to provide
a negative triggering level to a high speed flip-flop which , in turn, gates the 2x1
switches. The multiplexed video is then fed to an amplifier which includes provisions
for compensating for any remaining dc offset.
A 3-volt clamp is provided at the output of one of the amplifiers to limit the
maximum signal swing that can occur on the output lines. A double emitter follower
drives the RBV output filter (Figure 4-14).
TO BE REVISED
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Flgure 4-12. Luniter/Demodulator
Schematic Diagram
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Figure 4-13. RBV Video Out
Schematic Diagram
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4.1.2 Summary of RBV/MSS Input/Output Drift Analysis. - The RBV and MSS
signal dc offset and gain variations have been summarized from the worst case analy-
sis of the FM input/output networks in order to project the maximum input to output
dc offset and gain drift due to temperature and aging. The RBV path consists of the
RBV Input, Modulator, Li miter/Demodulator, and RBV Output circuits. During MSS
operation the signal path is identical to the RBV path except for the MSS Input and
Output networks.
4.1.2.1 Summary. - Detailed amplifier and component drift factors, as a
result of temperature and aging, are given in the worst case analysis of each network.
The total dc offset drift and percent gain variation for the MSS/RBV input and output
stages are summarized in Table 4-2; as shown in the table, the resulting dc offset
drift in millivolts for each network has been converted to percent of maximum signal
range and referenced to the appropriate RBV or MSS output.
The total RBV dc offset drift is +11, -10. 8 percent due to temperature and
+17.1, -13.2 percent to aging. The record to playback gain variation is ±1.25 and
±10.7 percent due to temperature and aging, respectively. Clearly, the RBV dc
offset drift design goal of ±5% will be exceeded under worst case conditions. How-
ever, the maximum allowable gain variation of ±1 dB has been met.
Since the MSS signal level is relatively low compared to the RBV level, the
percentage dc offset is much greater. The MSS dc offset drift is +34. 9, -39. 2 per-
cent due to temperature and +47. 7, -38.4 percent due to aging. Gain variation is
±1. 22% due to temperature and ±5. 8 percent due to aging. Since the MSS signal is
not a square wave, the dc offset results in unsymmetrical triggering of the dual line
receiver gates. The maximum allowable dc offser which will not cause excessive
data lott has yet to be specified.
4.1.2.2 Conclusions and Recommendations. - As discussed above, the RBV dc
offset drift exceeds the design specifications. However, referring to Table 4-2, it
can be seen that a major portion of the drift (approximately 75%) may be attributed to
the modulator. This is due primarily to the sensitivity of the oscillator resonant
circuit capacitors and varicap. Additional modulator temperature and aging drift is
possible as a result of the variable inducators (L3, L6), which contribute a frequency
sensitivity of -3. 6 MHz/nH. The effects of inductor variation have not been included
in the results of Table 4-2, because their drift coefficients had not yet been estab-
lished.*
As a precaution against excessive modulator temperature drift, each network
should be temperature cycled, and any marginal components replaced prior to instal-
lation into the system.
*A more recent analysis (Appendix I) using statistical methods includes inductor
variations.
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The bulk of both the dc offset and gain aging drift is due to the characteristics
of potentiometers. Therefore, even though an effort has been made to minimize
potentiometer drift effects, critical potentiometers should be further desensitized,
or completely eliminated from the circuits where possible, if additional stability is
required.
It should be noted that when temperature compensation was incorporated into
the circuit design — such as sensistors in the MSS Input and Limiter/Demodulator —
for analysis purposes, the resulting temperature drift was assumed to be negligible.
4.1.2. 3 MSS/RBV Input Worst Case Analysis. - The MSS/RBV Input Network
has been analyzed to ensure reliable operation under ERTS system environmental re-
quirements. MSS and RBV signal Input drifts due to temperature and aging effects
were determined along with the overall gain variation, and maximum and minimum
MSS signal -sync reclocking delays were computed.
4.1.2. 3.1 Design Considerations. - Circuit time delays between the MSS data
and sync signals must be within the required limits to ensure reliable reclocking.
Since the MSS/RBV signals are dc coupled to the modulator, dc drift due to tempera-
ture and aging must be minimized. Also, the RBV channel voltage gain must be
stabilized against long term drift. Amplifier bandwidth must be compatible with
signal requirements.
Internal voltage regulator stability should be adequate and diode dissipation
within allowable limits.
4.1. 2. 3. 2 Summary. - Individual component and amplifier worst case drift
factors are tabulated in Table 4-3 for the RBV channel and Table 4-4 for the MSS
channel. The magnitude of drift when reflected to the modulator input is also shown
in the tables.
Assuming the complementary pair emitter follower transistors are matched,
dc drift in the input channels is very low. Actually, in order to compensate for
modulator temperature drift, some dc drift has been introduced into both the RBV
and MSS channels by unbalancing the output emitter follower pairs. Signal voltage
gain variation is primarily due to the aging characteristics of the level control
potentiometers.
The MSS TTL output level variation is a major source of drift in the MSS
channel. The "high" level drift is -10, +70 mV due to temperature and -55 mV due
to aging, and the "low" level variation is +10 mV due to temperature and +20 mV due
to aging. However, as shown in Table 4-4, the above drifts are attenuated by ap-
proximately 1/6 when reflected to the modulator input.
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TABLE 4-3. RBV INPUT COMPONENT DRIFT SUMMARY
Component or
Parameter
R46 (200 ohm
potentiometer)
U8 (/OA702A dc)
U8 (Gain)
R47 (200 ohm
potentiometer)
-11. 7 (IN943B)
at U9 Input
±8. 4 at U9
R47, R12, R15
U9 Unbalance
Total (dc)
Total (gain)
Component Drift
Temperature
(25-61° C)
Negligable
±1 mV
±0.35%
±0. 57 mV
±6 mV
±1 mV
±0.35%
±1.7 mV
Aging
±4% of level
±2 mV
±1.8%
±2.6 mV
—
—
±1.0%
—
Drift Reflected to
Modulator Input
Temperature
(25-61° C)
—
±0.7mV
±0.35%
±0.26 mV
±6 mV
±1 mV
±5. 2 mV max
±1.7 mV
+15, -13 mV
±0.35%
Aging
±4% of level
±1. 5 mV
±1.8%
±1.3 mV
—
—
±27 mV max
—
±31. 6 mV
±5. 8%
In order to minimize zener diode temperature drift, the voltage regulator
outputs were assumed to be within 2% of their nominal breakdown voltages. As a
result, they are operating near the recommended reverse current required for
optimum temperature stability.
. 4.1.2.3.3 Worst Case Analysis. - The MSS/RBV Input Network has been
analyzed to determine overall circuit operating capability and dc stability. Worst case
dc drifts due to temperature and aging have been calculated and the drifts were refer-
enced to the modulator input to determine the effect on FM deviation. Component drift
limits are summarized in Appendix A and the derating guidelines are given in Appendix H.
The MSS/RBV Input Network consists of two separate channels; the MSS
channel and the RBV channel. After a slight amount of high frequency preemphasis,
the RBV signal is amplified then fed to an emitter follower stage where the modula-
tor input bias is set for the desired RBV carrier frequency.
a. MSS Input.- The MSS channel reclocks and filters the MSS binary NRZ
signal. A potentiometer is used to adjust the modulator input bias for
the MSS carrier frequency. A dual output transmitter generates the MSS
signal level which when terminated by 50 ohms, is approximately 200 mV
pp at the receiver input.
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TABLE 4-4. MSS INPUT COMPONENT DRIFT SUMMARY
Component or
Parameter
TTL "High"
TTL "Low"
Ql and Q2
Q3 and Q4
R49 (200 ohm
potentiometer)
R48 (200 ohm
potentiometer)
±6. 2 V (IN825)
Drfit at U10
±8. 4 V at U10
U10 - Unbalance
U10 - Sensistor
Total (dc)
Total (gain)
Component Drift
Temperature
(25-61° C)
-10, +70 mV
+10 mV
Assumed to be
matched
Assumed to be
matched
Negligable
±0. 87%
±3. 6 mV
±2 mV
+3.5 mV
-5 to -9 mV
Aging
-55 mV
+20 mV
—
—
±1 mV
±4%
±1 mV
—
—
—
Drift Reflected to
Modulator Input
Temperature
(25-61° C)
-2, +12 mV
+2 mV
—
—
—
±0. 87% level
±3. 6 mV
±2 mV
+3. 5 mV
-5 to -9 mV
+23.1, -16.6 mV
0 with Sensistor
±0. 87%
Aging
-9 mV
+3 mV
—
—
±1 mV
±4% level
±1 mV
—
—
—
+5, -11 mV
±4%
1. Line Receiver/Clocking.- The MSS data and sync input signals feed
Dual Line Receivers which are capable of detecting a differential
input of 25 millivolts (or greater) and converting the level into a
TTL-compatible output logic level.
The delay of MSS Data transitions with respect to negative Bit Sync
transitions (Logic 1 to Logic 0) is nominally 14 ms at the receiver
inputs. In order to ensure sufficient flip-flop set-up and hold times
prior to clocking, a pair of TTL inverters are used to delay the.MSS
data. The MSS Data reclocking timing relationships, using manu-
facturers delay limits are shown in Figure 4-15. If the set-up and
hold time requirements have been met, information at the input of
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flip-flops U3 is transferred to the output on the positive edge of the
clock pulse (sync input). From the figure, worst case set-up and
hold times are 16 to 64 ns and 3 - 51 ns respectively. The reclocked
MSS data (flip-flop output) is delayed a nominal of 100 ±8 ns with
respect to the input sync pulse reference.
Emitter Followers. - Complementary transistors have been used for
the MSS filter emitter follower buffers to minimize offset drift.
Since the transistors are opposite in polarity, any drift in param-
eters will be nullified. In order to ensure equal drift coefficients
the transistor collector currents should be approximately equal.
Input Emitter Followers (Ql, Q2).- The input emitter followers are
driven by a TTL level (clocking flip-flop U3). Assuming the base of
Ql is at 0 volts, the emitter current is
V - V
25
Similarly, assuming the output is at 0 volts, the emitter current for
Q2 is,
Using nominal component values, from the above equations,
I = 4 .4mA and I = 4.15mAEl E^
Neglecting the voltage drop across the collector resistors, for the
above nominal currents, the transistor power dissipations are
Pjl = 30 mW and Pd2 = 21 mW. These dissipation levels are
within the allowable heat radiation capabilities of the transistor
case size.
Emitter Followers Q3 and Q4. - These are driven from the low pass
filter output level adjustment potentiometer, R48. Assuming the
base of Q3 is at 0 volts, the emitter current is
V - V
_
 8 BE
XE3 R (3)
31
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For Q4, the emitter current is
(4)
Using nominal values, and R31 = 560 ohms, IEg = 8 mA, and
IE4 = 8.3mA.
Neglecting the voltage drop across the collector resistors, for the
above nominal currents, the transistor power dissipations are
Pd3 = 55 mW an<* Pd4 = 4* m^' ^ne aoove transistor dissipation
levels are slightly higher than the maximum heat dissipation possible
through radiation, and a path for heat conduction should be provided.
MSS Level Control (R48). - The MSS signal maximum FM deviation is
controlled by potentiometer R48. The maximum temperature drift
is ±0.87% of the potentiometer voltage level and the aging drift is
±4% of the potentiometer voltage level. Using a maximum MSS level
of 0.5V into the modulator, and a sensitivity of 3 kHz/mV, the worst
case change in modulator deviation due to potentiometer drift is
±13 kHz due to temperature and ±60 kHz due to aging.
TTL Level Drift.- Although integrated circuit temperature and aging
drift coefficients are not generally specified, the output level drift
may be projected from what is known about the output circuit and the
nature of semiconductor parameters. Since the low level of a TTL
gate is an "ON" transistor, VCE temperature and aging characteristics
may be used. Thus the TTL low level drift is approximately +10 mV
due to temperature and +10% or +20 mV due to aging. Similarly, the
high level is an "ON" transistor plus a series diode. If the diode
forward voltage drift is -70 mV due to temperature and +35 mV due
to aging, the accumulated "high" level drift is -10, +70 mV due to
temperature and -55 mV due to aging.
3. Low Pass Filter. - Since the capacitors (mica) and inductors used in
the MSS low pass filter are inherently stable, filter characteristics
drift due to temperature and aging will be negligible.
4. Output Emitter Follower (U10). - U10 is a matched monolithic pair of
NPN transistors. As shown in Figure 4-16, the input stage (Ql) is
connected as a conventional emitter follower, and the output stage
(Q2) is connected as a series diode to offset the input base-to-
emitter voltage drop. If the transistors operate at the same col-
lector current, then, since they are matched VBE« = VBEg, the
parameter drifts will track each other.
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U3
A. RBV
VIO
6.-Z
UIO
B. MSS
Figure 4-16. RBV and MSS Output Emitter Follower Circuits
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Transistor Bias.- The output of U10 is biased to provide the desired
MSS carrier frequency. Neglecting the 20 ohm potentiometer (R49),
the dc output at U10 is given by
R36R37
R
™
+RS7
V =
 36 37
 y (5)
U1
°
 R36 R37 10
— + R
R36+R37 38
For nominal component values, V^JIQ = 1.46 V, which is equivalent
to a modulator output frequency of approximately 12.75 MHz.
The combined current flowing through the two transistors of U10 is
V...-V + V
—- (6)
Again using nominal values, IE =22.7 mA.
Assuming negligible load current, transistor Q2 current is controlled
by the oulput level, or
V - V
(7)
and for nominal values and RTl = 150 ohms at 25° C, IE2 = 17 mA.
Then, IEI = IE = I£2 = 5.7 mA.
Temperature Compensation. - Emitter follower U10 has been un-
balanced in order to provide compensation for temperature drift in
the MSS input and also in the modulator immediately following U10.
Since, IE2 > IE1, then VBE2(T) < VBE1(T), resulting in a differential
positive output drift with increasing temperature of about 0.1 mV/OC.
On the other hand, as temperature increases, the senslstor (RTl) re-
sistance increases, causing IE2 to decrease. The effect of VgE
temperature coefficient is negligible, and the result is a decrease in
VBE2 due to a current change of approximately 3-8 mV/mA. The
net result is that U10 output dc level decreases approximately 5-9
mV as temperature increases.
Reference Drift. - Potentiometer R49 is used to set the MSS initial
carrier frequency. Since the potentiometer resistance (20 ohms) is
much smaller than the resistance in series with it (2.21k ohms),
reference drift due to any change in potentiometer characteristics
will be negligible.
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The +6. 2V regulator is connected to the input of U10 through a resistor
divider, therefore any variation in the +6. 2V regulator output will ap-
pear at the output of U10, attenuated by approximately 0.2 due to the
input impedance. For a maximum voltage variation of ±19 mV (1N825)
due to temperature, U10 output drift is ±3. 6 mV; U10 aging drift is
approximately ±1 mV.
b. RBV Input. - The REV input is a 75 ohm balanced line. A potentiometer
is used to adjust the signal level, which then is pre -emphasized and feeds
a differential amplifier, U8. The output of U8 goes to a matched tran-
sistor pair emitter follower which contains a potentiometer for fixing
the RBV carrier frequency.
1. Level Control. - Since the level control potentiometer is directly
across the input signal, level variation depends on the potentiometer
drift characteristics. Therefore, temperature drift will be negligible,
but drift due to aging is ±4% of the tap voltage.
2. Difference Amplifier (U8). - U8 is a wideband operational amplifier
connected in the inverting mode. The differential voltage gain is
For nominal resistor values, Ay = 3, and voltage gain drift as a
result of resistor variation is ±0. 35% due to temperature and ±1. 8%
due to aging.
DC offset drift will be caused by the operational amplifier offset
voltage and offset current. However, since the input source resis-
tances are balanced, drift due to offset current may be neglected.
The offset voltage drift is given by
AV = Ae ATro (9)o os V8 '
where the temperature drift, Ae = ±350 uV. Then, substituting
into equation 9, AVQ = ±1 mV. Assuming 0. 65 mV/10,000 hr drift
due to aging, from equation 9 AVO = ±2 mV.
3. Output Emitter Follower (U9). - U9_is a matched monolithic pair of
NPN transistors. As was pointed out above (emitter follower U10),
VTJT-, drift will be a minimum when the two transistor collector cur-riili
rents are equal.
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Transistor Bias. - The output of U9 is biased to provide the desired
RBV carrier frequency. Neglecting the 200 ohm potentiometer (R47) ,
the dc output at U9 is given by
HTi+Rll+R13V -•. - I — — I (10)VU9 < • I (10)
+12R15+R11+R13
For nominal component values V^jg = -0.7V.
The total emitter current (Ql + Q2) is given by
=
E R
For nominal values, and VB = 1.2 (RBV in = 0V), IE = 16.2 mA. As
suming negligible load current, transistor Q2 current is limited by
R16, or
V -V
- 6 VU9
* '
and for nominal values, Ig2 = 9. 8 mA. Thus,
Temperature Compensation. - Emitter follower U9 has been un-
balanced in order to provide temperature compensation for both the
RBV input drift and modulator drift. Since IE£ > IEI» t^ 611
^BE2(T) < VBEI(T), ^^ the differential drift for increasing tem-
peratures will be positive going at a 0.05 mV/°C rate.
Reference Drift. - Potentiometer R47 is used to set the RBV carrier
reference frequency. DC drift will be caused by resistor and potentio-
meter drift and variation in the reference regulator (-11. 7V). Voltage
drift due to resistance change is approximately ±0. 35% due to tem-
perature and ±1. 8% due to aging.
For a type 1N943B Zener diode, the temperature drift is ±47 mV.
Thus , reflected to the emitter follower output, the drift is ±6 mV.
In this case, the effect of Zener diode aging drift is negligible.
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Voltage Regulators. - The MSS/RBV Input circuit contains eight Zener
diode regulators. The regulator output voltages have been designated by
their nominal voltages as: V6 = +8.4V, V7 = -8.4V, V8 = +5.IV, V9 =
-6. 2V, V10 = +6.2V, Vll = +11.7V, V12 - -11. 7V and VI3 = -5. IV.
Since the current limiting resistors and diode parameters are relatively
stable, nominal values have been used in the following analysis to con-
serve power requirements. In addition^ optimum temperature stability
is achieved when the Zener diodes operate at their recommended cur-
rents.
+8.4V Regulator (V6). - The initial 8.4V tolerance is 8.0 to 8. 8V and the
maximum drift is ±65 mV due to temperature and ±4 mV due to aging.
Regulator dissipation is given by
Pd = V6 *Z <13>
where
*Z = 'in * 'Load <14>
and,
V - V
i - in 8in " R2
The V6 load current is
*L = U9 + U10
From equation 15, for R2 = 287 ohms, Iin = 47. 3 mA, and from the previ-
ous analysis, IL = 38.9 mA. Then, Ig = 8.4 mA and P<j = 70 mW.
-8.4V Regulator (V7). - The -8.4V Regulator loading is identical to the
+8.4V Regulator, therefore, the analysis and drift parameters are the
same. For R14 = 287 ohms and IL = 38.9 mA, P<j = 70 mW.
+5. IV Regulator (V8). - The initial +5. IV tolerance is 4. 85 to 5. 35V and
the maximum drift is ±50 mV due to temperature and ±300 mV due to
aging. V8 loading is given by
IT = Ql + Q2 + Q3 + Q4 (17)
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From the MSS input analysis, IL = 24. 8 mA. For R45 = 510 ohms, IL =
33 mA, thus Iz = 8. 2 mA and Zener dissipation is P<j = 42 mW.
-6. 2V Regulator (V9). - The initial -6. 2V tolerance is 5. 89 to 6. 51V and
the maximum drift is ±100 mV due to temperature and ±370 mV due to
aging. V9 loading is given by
IL = U8 + Ql + Q2 + Q3 + Q4 , (18)
For a U8 current of 7 mA, and a combined transistor current of 24. 8 mA,
IL = 31. 8 mA. Then for R18 = 392 ohms, the available input current is
40.4 mA, resulting in Iz = 8. 6 mA, and a Zener power dissipation of
Pd = 53 mW.
+6. 2V Regulator (V10). - The initial +6. 2V tolerance is 6.0 to 6.22V and
the maximum drift (1N825) is ±19 mV due to temperature and ±4 mV due
to aging. V10 loading is given by
IT = U10 reference « 12 mA (19)
For R19 = 825 ohms, the available input current is Iin = 9.2 mA. Thus,
\2 = 7.2 mA and the Zener power dissipation is P^ = 45 mW.
+11. 7V Regulator (Vll). - The initial +11. 7V tolerance is 11. 12 to 12. 28V
and the maximum drift is ±239 mV due to temperature and ±4 mV due to
aging. Vll loading is operational amplifier U8 and is approximately 5 mA.
For R28 = 681 ohms, the available input current is Ijn = 15 mA. Thus,
I2 = 10 mA and the Zener power dissipation is P^ = 117 mA.
-11.7 Regulator (V12). - The initial -11. 7V tolerance is 11. 12 to 12. 28V
and the maximum drift is ±47 mV due to temperature and ±4 mV due to
aging. V12 is used for the RBV input dc reference, and 1^ « 3. 5 mA.
Thus, for R39 = 909 ohms, the available input current is L^ = 11. 3 mA,
Iz = 7. 8 mA, and the Zener power dissipation is P<j = 91 mW.
-5.1 Regulator (V13). - The initial -5. IV tolerance is 4. 85 to 5. 35V and
the maximum drift is ±50 mV due to temperature and ±300 mV due to
aging. The regulator load is a line receiver, which draws approximately
5 mA. Thus, for a series resistance of 120 ohms, the available current
is Ijn = 24 mA, Iz = 19 mA and the Zener power dissipation is P<j = 95 mW.
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4.1.2.3.4 Conclusions and Recommendations. - Worst case analysis of the
MSS/RBV Input circuit has shown that most of the drift is due to the potentiometer
characteristics. The RBV level variation may be reduced by using a lower value
potentiometer (R46) in conjunction with a fixed resistor across the input. Similarly,
the MSS level control potentiometer (R48) is a major source of aging drift, and
should be desenitized with a series fixed resistor.
Since emitter-follower pairs U9 and U10 were unbalanced to provide temper-
ature compensation for both the input circuit and modulator, the two boards should
be temperature cycled together, and the collector balancing resistors may have to be
selected for each new combination. The MSS input dc stability depends a great deal
on how well the emitter follower transistors (Q1-Q4) VJJE temperature coefficients
are matched. The above analysis is based on the use of closely matched emitter
follower transistors. As a result, any differential drift will be reflected at the
modulator input.
Sufficient delays have been incorporated into the MSS input to provide reliable
reclocking.
Since the above analysis is based on nominal Zener regulator voltages in order
to save power and provide optimum temperature stability, the initial value should be
measured. In order to support the projected drift calculations, the measured regula-
tor levels should be within ±2% of nominal.
Any future printed board layout change should incorporate a matched comple-
mentary transistor pair (single package) for the Ql, Q2 and Q3, Q4 emitter followers.
Such a device eliminates the possibility of a poor match of two individual transistors
and reduces the effects of temperature gradients between separate units. In addition,
it may be possible to consolidate the number of Zener regulators presently being used.
Also, in some cases, using a lower source voltage would result in a significant reduc-
tion in network power consumption.
The power dissipation of emitter follower transistors Q3 and Q4 is slightly
higher than permitted for radiation cooling alone, therefore, conductive urethane
beads should be added to provide a path for heat conduction.
4.1.2.4 Modulator Worst Case Analysis. - The Modulator (Oscillator,
Mixer and FM Amplifier) network has been analyzed to ensure reliable operation
under ERTS System environmental requirements. Modulator carrier drift and
amplifier gain variation due to temperature and aging were determined.
4.1.2.4.1 Design Considerations. - Of prime importance in the modulator
design is the minimization of dc and component drifts which contribute to a change
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in carrier frequency. In addition, since the oscillator amplifier and output emitter
followers operate near saturation, worst case V drift due to temperature and
aging should be very small.
FM amplifier bandwidth should be adequate.
4. 1. 2. 4. 2 Summary. - Individual component worst case drift factors are
tabulated in Table 4-5 along with each resulting modulator deviation drift. Assuming
the complementary emitter follower transistors are closely matched, input dc drift
will be due to the level shifting Zener diodes. Each diode may drift ±5 mV due to
temperature and ±3 mV due to aging. Oscillator frequency .variation is primarily
due to the resonant circuit component drifts. Modulator deviation sensitivity as a
function of component drifts is -0. 88 MHz/pF due to the varicaps, -0. 197 MHz/pF
due to C2 and C13, and -3. 6 MHz/nH due to the inductor.
4. 1. 2.4. 3 Worst Case Analysis. - The Modulator network has been analyzed
to determine overall circuit performance and dc bias and frequency stability. Worst
case dc level and oscillator frequency drifts due to temperature and aging have been
calculated.
a. Input Emitter Followers. - Input emitter followers Ql and Q2 (Figure
4-7) are complementary transistors. Assuming the base-to-emitter junc-
tion parameters are closely matched. Then, although the two oscillators
will drift due to temperature and aging, the modulator difference frequency
will remain constant because the drift rate will be the same and in the
same direction.
1. Transistor Bias. - In order to provide the required oscillator input
bias , a Zener diode has been incorporated in series with each
emitter follower base. Therefore, for Q2, the base voltage is
given by:
V = V + V (1)VB2 in R2 ( '
similarly for Ql,
The oscillator input voltage for the high frequency oscillator (HF) is
VE2 = VB2-|VBEI (3)
and for the low frequency oscillator (LF)
V = V + |V I (4)El Bl ' B E 1 * '
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For nominal parameter values, Ql and Q2 base and emitter voltages
for the maximum and minimum input levels are given in Table 4-6.
2. Zener Diode Reverse Bias. - The input reference diodes are tem-
perature compensated Zener diodes with a nominal breakdown voltage
of 6.2V. Optimum temperature stability will result for a reverse
current of 7. 5 mA. Neglecting transistor base current, the diode
reverse current is equal to the current through the series resistor.
Or for VR2»
V -V
i = _i_B2
 (5)
R2 R W
and for V, • . -
- V
For the projected MSS/RBV signal range, the corresponding diode
reverse currents are shown in Table 4-6. During RBV operation the
average Zener current is approximately equal to 7.5 mA, the speci-
fied optimum value, with a drift of ±5 mV due to temperature and
±3 mV due to aging. However, for MSS operation, the reverse
currents for both VR^ and VR2 deviate from nominal by about 25%,
which will result in a somewhat greater temperature drift than
normal, depending upon the resulting polarity of the diode tem-
perature coefficients.
3. Regulator Loading. - Regulator Loading. - Regulators VR5 and VRg
drive the input emitter followers and reference diodes. The +11. 7V
(V8) load is,
and the -11. 7V (V9) load is,
'
 (8)
Again, for various MSS/RBV input levels, the regulator loads are
shown in Table 4-6. As is clear from the above tabulation, the
regulator load currents are relatively constant, thereby eliminating
voltage regulation effects.
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4. Transistor Power Dissipation. - The transistor power dissipation is
approximately,
Pd = JE VCE . <9>
where, for Ql, VCEI = 11.7 - VE1 and for Q2, VCE2 = 11.7 - VE2.
Using the results given in Table 4-6, typical Pdl = Pd2 ~76 mW.
The input transistors are complementary. If they are assumed to be
matched, and if the modulator oscillators are linear, then the effect
of transistor drift may be neglected.
b. Oscillators. - The modulator oscillators are single transistor stages
which use a voltage-variable capacitance diode (VARICAP) as the fre-
quency control element.
1. Amplifier Bias. - Since the transistor operating point is near the
saturation region, sufficient collector-emitter voltage must be
available to prevent saturation under worst case conditions.
Using HF oscillator Q3 as the example, the collector-emitter voltage
is,
V = V - V (10)CE3 C3 E3 ^ '
where, VE3 « VBE, and,
VC3 ' V6 - '03 R7 (U)
Since I£ « i^, then combining the above equations and solving for
VCE'
/V-VBE3\
" V R8 + R9 / *7
Assuming the regulators (V6 and V7) are initially at approximately
their nominal values (11.7V), from equation 12, drift due to tem-
perature and aging results in a minimum V^E3 = 1.7V, at a collector
current of Ic « 3 mA. Thus, the oscillator will remain in the active
region throughout system environmental conditions.
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2. Resonant Circuit. - The oscillator is a variation of the standard
Colpitts oscillator. Again, using the HF oscillator as the example,
as shown in Figure 4-17, the oscillator resonant circuit consists of
C2 plus the diode capacitance^ Cd, in parallel with inductor L3 along
with capacitors C3 plus C5. Thus, the tank circuit resonant fre-
quency is given by,
C2Cd
C2+Cd
C3C5
C3+C5
(13)
where C^, the diode junction capacitance as a function of reverse
voltage is,
c, = (14)
and, using the diode specifications at the projected operating point,
94C, = (0.6 + VR)0.44 pF (15)
Since the C3 and C5 branch is much smaller than the C2 and Cd
branch, C3 and C5 may be neglected. Then,
C. (0.6 + V0) 0.44 + 94 pF6 K
L (C2 94 pF)
1/2
&
Figure 4-17. Oscillator Resonant Circuit
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By taking the derivative of equation 16, the frequency sensitivity with
respect to input voltage change is,
df
dV.R
1
47T
C2 (0.6 + VR) 0.444-94pF
94 pF L C
& m ,
-1-1/2
[0.44 (0.6 +VR)-0.56~|94 pF L J
(17)
Depending on the value of inductance, the oscillator sensitivity varies
from 1 to 2 MHz/volt; resulting in a modulator deviation of 2 to 4
MHz/volt.
Capacitor Drift (C2, C13). - Neglecting C3 and C5, which are com-
paratively small, the oscillator resonant frequency is,
f = /
V V
(18)
Taking the derivative of equation 18 with respect to C2, the oscillator
frequency variation as a function of capacitor C2 is,
df
dC2
4ir C,
cd \1/2
(19)
<C + C>
And, for nominal values, equation 19 is df/dC2 = -0.195 MHz/pF.
Using mica capacitor parameters, the oscillator drift will be ±97 kHz
due to aging and +13.6, -68 kHz due to temperature. Worst case
modulator drift results when the two oscillators drift in opposite
directions. Therefore, worst case modulator drift is ±195 kHz due
to aging and -13.6, +68 kHz due to temperature.
Inductance Drift (L3, L6). - Taking the derivative of equation 18 with
respect to L, the oscillator frequency sensitivity to Inductance varia-
tion is,
df_
dL 4MC)1/2(L)3/2
(20)
And, for nominal values, df/dL = 3.6 MHz/nH.
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Since the inductor drift characteristics have not been established, the
frequency deviation can not be determined accurately. However, as-
suming a maximum drift of ±1%, the oscillator frequency drift is
±1. 8 MHz and the modulator deviation is ±3.6 MHz.
Varicap (CR1, CR2). - The voltage -variable capacitance diode junc-
tion capacitance as a function of reverse voltage is,
(21)1+1
 *
where,
C^ = C. at V = 0 = 110 pFU J K
<t> = 0.6V
n = 0.44
or, for the above constants,
94
Ci • (V + 0.6) 0.44 >F <22>
r\
Oscillator frequency variation as a function of diode reverse voltage
is given by equation 17. The effect of diode capacitance (C^) drift is
given by interchanging C2 and Cd in equation 19, or,
L C C / 2
and, for nominal parameter values,
_df_ _ 0.88MHz .
. dC . ~ " pF (24)
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Varicap capacitance temperature drift is given as 0.02%/°C to
P.04%/°C. Worst case modulator drift results when the LF oscilla-
tor and HF oscillator diodes drift at different rates. Thus, since the
maximum differential drift is 0. 02% from 25° C to 61° C, Cd = 0. 33 pF,
and from equation 24, f = ±290 kHz. Even if the diode temperature
coefficients are perfectly matched, a slight amount of temperature
drift will result due to the effects of reverse voltage unbalance on the
junction capacitance temperature coefficients , particularly in the
MSS mode (see Table 4-6, when VE «
c. Output Emitter Followers (Q5 and Q6). - The output emitter followers are
operated near the saturation level in order to minimize transistor power
dissipation.
1. DC Bias. - The analysis of the emitter follower bias is similar to that
of the oscillator amplifier (Q3), and minimum V, is given by
VCE5 = V6" AB +R / R10 <25>OJiiO 0 \ XV ~ XV / J.U
Assuming the regulator voltages are initially at their nominal values,
from equation (25), worst case VpFr = 0.8V.
2. Power Dissipation. - The output emitter follower power dissipation
is given by
Pd5 • 'ES VCE5 <26>
where,
V - V7
 -^ <«)E5 R +*
and,
,
 VCE5 = V6 -'C5 R1° - VE5 <28>
Using nominal values, IE5 = 21 mA, VCE = 2V, and P<j = 42 mW.
d. Zener Regulators. - Two sets of ±11.7V voltage regulators are used in
the modulator. VR5 and VR6 are temperature compensated, and are used
on the input emitter followers and bias diodes. VH3 and VR4 supply the
oscillators and output emitter followers.
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1. +11. 7V (V8, VR6). - The initial V8 tolerance is 11. 12 to 12. 28V and
the maximum drift is ±24 mV due to temperature and ±3 mV due to
aging. Regulator current is
!„ '= I. -L ' (29)Z in load
where,
V - V
and, the load current is
IT = VR2 + Q2 (31)Li .
Using the results of Table 4-6, IL = 20 mA. From equation (30),
minimum available Ijn = 23.5 mA, and nominal 1^ = 31 mA. Thus,
typical regulator power dissipation is 128 mW.
2. -11.7V (V9. VR5). - Since the VR5 and VR6 circuits and loading are
the same, the analyses are identical.
3. +11. 7V (V6, VR4). - The initial V6 (IN941B) tolerance is 11.12 to
12. 28V and the maximum drift is ±239 mV due to temperature and
±4 mV due to aging. V6 load current is
IT = Q3 + Q4 + Q5 + Q6 (32)J_i
Using previous results, required IL = 48 mA and, for worst case
parameters, minimum available L^ = 48 mA. Nominal Ijn = 55 mA,
then I2 = 7 mA, and regulator power dissipation is P<j = 82 mW.
4. -11.7V (V7, VR3). - The VR3 and VR4 regulator circuits and loading
are the same, thus the analyses are identical.
e. Mixer/Filter. - The mixer (Zl) and FM filters are shown in Figure 4-8.
1. Mixer. - The mixer is a hermetically sealed module, which consists
of a transformer doupled diode bridge. ~MixeY drift characteristics
have not been specified, and are not very critical in this application.
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To improve isolation and reduce Intel-modulation products, the low
frequency (LF) input has been attenuated with respect to the high fre-
quency (HF) input by adding a series resistor. .Minimum conversion
loss results for a +10 dBm local oscillator level, which is slightly
higher than is available from the modulator. This lower signal level,
however, does not appear to affect system performance.
2. FM Filter. - The mixer output feeds a bandpass-notch filter, which
has an upper cut-off frequency of approximately 25 MHz, and is de-
signed to reject the unwanted mixer sidebands. Since the components
used are relatively stable, drift of the filter characteristics will be
insignificant.
f. FM Amplifier. - The FM amplifier consists of a video amplifier followed
by a line driver.
1. Video Amplifier. - The video amplifier is an integrated circuit
(uA733) differential amplifier, which has an adjustable voltage gain
fixed by external wiring. With R33 = 470 ohms, the voltage gain is
approximately 30 dB. Since the input signal is FM and the output is
ac coupled, normal gain variation and dc drift are not critical.
2. Line Driver. - The line driver is a wide band, integrated circuit
(NH0002) current amplifier. Again, since the input signal is FM
and the output is ac coupled, normal gain variation and dc drift are
not critical.
3. Voltage Regulators. - The dc supply voltage for Ul and U2 is provided
by two 6.2V Zener regulators, VR7 and VR8. Using manufacturer's
specifications, typical load current is 24 mA and the maximum is
34 mA. For a series resistance of 51 ohms, minimum available
current is 24 mA at 6.2V. Typical input current is Ijn = 35 mA,
then for nominal load I2 = 11 mA, and regulator dissipation is
Pd = 68 mW.
4.1.2.4.4 Conclusions and Recommendations. - Worst-case analysis of the
Modulator circuit has shown that the greatest source of drift is due to the oscillator
resonant circuit components. The major source of potential drift is the variable
inductor, which contributes a frequency sensitivity of -3.6 MHz/nH. Therefore,
since inductor drift coefficients are not specified, the drift characteristics should
be established through laboratory tests.
The analysis assumes that the drift parameters of complementary transistors
Ql and Q2 will be closely matched. In addition, the capacitance tracking characteristics
of the Varicap diodes are assumed to be similar.
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Any future printed board layout change should incorporate a matched comple-
mentary transistor pair (single package) for input emitter followers Ql and Q2. Such
a device eliminates the possibility of a poor match of two individual transistors and
reduces the effects of temperature gradients between separate units. In addition,
since two sets of ±11. 7V regulators are used in the modulator, it may be possible to
consolidate the two without significantly affecting overall circuit performance.
4.1.2.5 Record Current Adjust Worst Case Analysis. - The Record Current
Adjust Circuit has been analyzed to ensure reliable operation under the ERT8
system environmental requirements. Performance limitations of all critical func-
tions due to component and semiconductor parameter manufacturing tolerances and
aging effects were determined.
4.1.2.5.1 Design Considerations. - Attenuator temperature and aging
stability should be acceptable and the design must ensure against the possibility of
the additional RBV attenuation during MSS operation. To avoid delays in record
current adjustment during equipment check-out, it Is desirable to minimize circuit
time constants, thereby permitting rapid remote pulsing. Coincidentally, the mini-
mum allowable pulse width and the maximum rate should be determined. Also,
the limitations to the FM signal linearity should be analyzed.
4.1.2.5.2 Summary - Worst case overall attenuation drift due to temperature
and aging from full attenuation (7 dB) is + 1/2 dB. The maximum possible undistor-
ted FM amplitude Is 7Vpp, which exceeds the normal operating signal level of 3 Vpp.
Cut-off stability of the RBV control stage is adequate and the minimum available
drive current is sufficient to ensure transistor turn-on. The minimum allowable
remote trigger pulse width is 5 ms at a maximum rate of about one pulse every
2 seconds.
4.1.2.5.3 Worst Case Analysis - The following analysis is based on the
component specifications shown in Appendix A. An ambient temperature range of
0°C to 60 °C over a 10, 000 hour life was used for component and parameter derating.
a. FM Output Buffer (QJ. - For the circuit configuration shown in Figure
4-10, the collector to emitter voltage and collector current of Ql are
dependent on the transistor hpE and thus are subject to both the Initial
tolerance and subsequent drift due to temperature and aging. From the
equivalent circuit shown in Figure 4-18, minimum VCE Is,
To evaluate V as a function of hp£i, assumeCEl
IE=hF EIB
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Figure 4-18. FM Output Buffer
And since,
- VBl
B1 R 7 + R 8 + R 12
(3)
Also, assuming operation in the active region,
E1 R14 + R15
And since,.
= V +VB E BE (5)
Then, by solving the above equations for V and since minimum V
,, - . . ,_ El - •
results for minimum V , .El • • . ' • . - • ' -•
BE2
V
R
7
+R8+R12
El (6)
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At 60°C, where hFE is maximum, substituting worst case values into
equations, V_, = -0.96V.
.LI
For the above condition, I_, ='9,. 5 mA and since I _ , = I_, for hfE^O,
til - C 1 £1
substituting into equation 1, minimum V = 7. 25 V, which isCE1
sufficient for linear operation with the normal 2 - 3 Vpp FM signal.
Since Ql is a common collector stage, the voltage gain is less than
one. Further attenuation results from input and output loading. From
Figure 4-18,
Z ' + R + R, _
V - m 8 _ i£ V (7)Vin Zln V (7>
and,
T
-
For R »0 V = V , then combining the above equations, overall circuit
. L £• Bgam is,
in
R18 ...
and for worst case values, A = 0.925; or, loading efforts may be neglected.
b. RBV Control (Q2). - The RBV Control Circuit, shown in Figure 4-19, is a
saturating switch which is ON in the RBV mode, providing additional FM
signal attenuation, and OFF during MSS operation, with negligible
attenuation.
To ensure reliable turn-on, maximum required current gain must be
less than the minimum available h__ .FE
or,
T — FE (10)
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where,
(ID
From the figure, minimum available base current is
21
(12)
Figure 4-19. RBV Attenuation Control
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and maximum collector current is
V - V
'c - -V^2 <13>C K20
Substituting worst case values into equations 12 and 13, at 0°C,
I = 7.2mA and !_ = 0.63mA. Then, from equation 11, maximum required
C ^J?
current gain is A^ = 11.4, and since h = 54 at 0°C, the requirement
of equation 10 is fulfilled.
Q2 is OFF when the RBV control is in the MSS mode, and base current
flow is due to I__,n . Thus, the maximum base voltage is given byCBO
At 60°C, ! „ , _ .= 0.2 uA, and substituting worst case values intoCBO
equation 14, V =1.6 mV, which is sufficient to reliably maintain tran
sistor cut-off.
c. FM Signal Attenuation. - The FM input signal level may be changed by
grounding capacitors Cl, C2 and C3 through relay contacts which are
individually controlled by latching relays K2, K3 and K4.
1 . Remote Adjust. - Since the relays are connected to operate as a 3
stage binary counter, the attenuation may be varied in eight 1 dB
steps, from 0 to 7 dB.
Attenuation Tolerances. - Signal attenuation is given by:
for Cl grounded
VBO =
for C2 grounded
V E 1 = V i
"
94
for C3 grounded
Using nominal values, from equations 15, 16, and 17, V = -1 dB,
BO
V, = -2 dB and V_ = -4 dB. Limits due to initial componentBl B2
tolerances are V_A = -1 dB ± 2%, v. = -2 dB ±4.5%, and
D\J 13 i
V = -4 dB ± 6%. Attenuation drift due to temperature and aging
Be
is v™ = -1 dB ± 1%, V_- = -2 dB ± 2.5%, and V__ = -4 dB ± 4.5%.
r$U HI aft
Worst case overall drift with full attenuation is ± 1/2 dB.
Relay Activation Times. - The worst case relay delay time occurs
when all four remote current adjust relays (Kl - K4) must be
energized. This condition results when switching from 3 dB to 4 dB
and 7 dB to 0 dB attenuation. The maximum overall accumulated
relay activation time is given by
Substituting worst case tolerances into equation 18, T =6.5 ms.
K.
Triggering Pulse Rate. - The remote current adjust pulse rate is
limited by the discharge times of the relay triggering coupling
capacitors. Maximum delay occurs immediately following the
second trigger pulse (activation of K3B), which charges CIS to
approximately -22V at the input to coil K4B. With contacts K3-7
and K4-6 open, the C13 discharge path is as shown in Figure 4-20.
Thus, the maximum time constant is given by,
Since the minimum allowable relay activation voltage is 13.5V,
assuming a trigger pulse of +22V, the maximum permissible nega-
tive charge is Ef = 22 -13.5 = 8.5V. Now substituting worst case
values into equation 19, maximum discharge time is T =1.7
KAo
seconds; or, the maximum allowable pulse rate is 1 pulse /1.7
seconds.
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Figure 4-20. Relay K4B Capacitor Discharge Circuit
Current Adjust Pulse Width. - The current adjust pulse width may
be written as,
Tpw TK1 + TKL (20)
where,
T = Remote current adjust relay activation time
KL' : • .
and,
T_KL
= Latching relay activation time (K2-K4).
Since the minimum latching relay pulse width is dependent on the
coupling capacitor discharge time, the minimum decay is
(21)
where, R = the relay coil resistance. Thus, for Eo = 20.8V, andKL
minimum allowable relay activation voltage Ef = 13.5V, substituting
worst case values into equation 21, at 0°C, T =2.8 ms. And,KL
since T = 2 ms, from equation 20, the minimum allowable currentKL
adjust pulse width is T = 4.8 ms.pw
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2. RBV Control Attenuation. - to the RBV mode transistor Q2 is in
saturation, shunting the FM output signal to ground through a low
impedance. Assuming the output impedance of Ql is low (Ql is a
common collector stage), the ON equivalent circuit for Q2 is as
shown in Figure 4-21. The FM signal level during MSS operation,
SI open, is
MSS R16 + R1? ..18R._ Vin
(22)
Similarly, in the RBV mode, SI closed,
R19 <R17 + V
VRBV R
R19 (R17
R17 + R18 + R19
in
16
Using nomimal values for comparative purposes, from equation 22,
VMSS = °-925 v in and» from equation 23, VRBV = 0.57 V jn. Thus,
the added FM attenuation during RBV operation is 0.36 Vln, or
Figure 4-21. RBV Record Current Attenuation
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approximately -8 dB. Since equations 22 and 23 involve identical
parameters, and R19 is a stable resistor, output level drift due
to temperature and aging is negligible between the MSS and RBV
' modes.
4.1.2.5.4 Conclusions and Recommendations. - The Record Adjust Circuit
worst case analysis has shown that all operating requirements of the original de-
sign have been satisfied over the temperature range of 0°C - 60°C for a life of
10,000 hours. However, a possible drawback in the current adjust circuit is the
relatively long pulsing period required. Due to the large capacitor values utilized to
ensure reliable relay triggering, the resulting time constants limit the remote
current adjust serial pulse rate to a maximum of 1 pulse per 1.7 seconds. In
general, since changes in record current should be infrequent, and adjustment of the
original setting may never be required, the specified pulse rate is not objectionable.
On the other hand, if a record current adjust test is incorporated into the regular
check-out procedure, timing the pulsing period may be an inconvenience. In this
event, to avoid incorporation of a more sophisticated design in the airborne equipment
and possibly decreasing the overall system reliability, a 3 stage shift register may
be added to the ground equipment to automatically time the record current control
pulses. Thus, the desired attenuation would be selected with 3 binary switches and
the telemetry return compared to each switch position.
4.1.2.6 FM Equalizer Worst Case Analysis. - The FM Equalizer circuit
has been analyzed to ensure reliable operation under the ERTS system environmental
requirements. Performance limitations due to component and semiconductor pa-
rameter manufacturing tolerances and aging effects were determined.
4.1.2.6.1 Design Considerations. - In order to provide reliable playback
signal equalization over the required temperature range and operating lifetime, a
number of important design factors must be considered:
(1) to maintain sufficient isolation between head signals, the gating
level OFF period of the gate controlled two-channel input amplifiers
(Ul through U8) must approach 0 volts under worst case loading
conditions;
(2) amplifier bandwidth should meet network frequency requirements; and
(3) delay line and linear roll-off filter components should be selected to
minimize drift due to temperature and aging, thereby ensuring overall
phase and frequency stability. - - - - -
4.1.2.6.2 Summary. - The gate controlled, two-channel-input amplifiers
were found to be very sensitive to the control signal low (0 volt) level. For
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example, below 0 dB the single-ended voltage gain varies approximately 1 dB/10 mV.
As a result, each gate control signal series resistance (located on the reference
generator network) must be adjusted according to the maximum current load require-
ments. For the D and C gate outputs, which drive 4 loads, the maximum permissible
series resistance is approximately 30 ohms. Both the MC 1545 amplifier and the
2N2369A transistor exhibit sufficient bandwidth under worst case conditions. Since
the delay lines and low pass filters utilize highly stable mica capacitors and coils
which are wound on fiber rods, there is negligible degradation in the equalizer
frequency and phase characteristics.
Individual component specifications used in the analysis are shown in
Appendix A.
4.1.2.6.3 Worst Case Analysis. -
~\
a. Gate Controlled Amplifier (MC 1545). -
1. Gate Voltage Level Variation. - In Figure 4-22, the gate control
level, v, depends on the voltage drop across R. Or,G 1
where V_= TTL Output Level
Where 1 is the record channel gate current, which for V —»• 0,RC «-*
is given by:
=
 VCC-VD1 (3)
'RC
R2
Assuming VM = 0.7V, VGC = 20V, nominal IRC is:
From the manufacturer's specifications, for VQ = 0, at 25 °C,
T = 2.5 Vma. The typical gate current requirements may be
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calculated from the equivalent circuit shown in Figure 4-22, which
was derived from the MC 1545 circuit schematic. Assuming
V -M) and V^0 = 0.7V, then V, = 0.7V. And,G D^ . 1
Assuming that the transistor base current is negligible,
!2 = 11*6K = °-49mA
Since,
Then, for nominal values,
I = 1.71 -0.49 = 1.22 mAG
Using the above nominal values, and assuming the playback mode is
the worst case (I = 0) equation 2 becomes,RC
I = 3 (1.22) + 0 = 3.66 mA
Then, from equation 1, the gate signal series resistance for
a given V and TTL output level is:G
v
^
 v
-
For a nominal value of V = 0.22V, I =3.66 mA, and assuming
o Rl
A = 25 dB (single-ended voltage gain), from the MC 1545 gate
characteristic, V_ = 0.5V. Then, from equation 5, allowableG . -
R is:
R ,
 0:5-0- = 76ohm1 3.6
100
,$--foe 5"«r/«* vAAAr
-.r
+.3K
<!
Figure 4-22. C/D Gate Loading
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Under worst case conditions, however, from equation 1 , maximum
gate voltage is:
where,
+TRC
and,
V - V
1 = _££ _ 2.1 (8)
V R_2
Using worst case component values, at 25°C,T = 5.2 mA. Thus,
i\\^>
with maximum I given as 2. 5 mA, fom equation 7 for the playbackG
mode, I =7 .5 mA. For TTL logic, V = 0.27V at I =7 .5 mA.
Again, assuming V = 0.5V, and substituting the above values intoG
equation 5, worst case allowable Rl is:
-»••<*>*
Pilot Tone Extractor /Fill -in Gates (Ul, U5). - The E and F gate
signals each drive two loads, 1 MC 1545 and 1 TTL gate. And, for
worst case conditions,
(9)
From the manufacturer's specifications, T_ =2.5 mA, !__„ =G TTL
1.6mA, and~V = 0.27V. Now from equation 9, I =4. 1mA;
O Rl
assuming A = -25 dB and*V = 0.5V, then from equation 5,V G
maximum allowable R is:
R =°-5:°'f =56 ohm1 4.1 mA
102
MSS Command (U4, U8). - The MSS command signal Is controlled
by a relay, one side of which is connected to ground; therefore, gate
voltage variation due to loading is negligible.
2. Gain Stability. - The nominal single-ended voltage gain is 18 dB and
is virtually independent of temperature variation over the 0°C to
60°C range.
From the MC 1545 specifications; the single-ended voltage gain
variation, A , is 0.69 dB/volt. The +5 and -5 volt supplies are de-
rived from the +5.6 and -8 volt sources, respectively. Overall
allowable drift due to regulator and temperature for these supplies
is +5.6 ±0.4V and -8 ± 0.6V. Using the specified gain variation,
in terms of percentage change, A A = 0.69 dB/18 dB = 3.8%/V.
Thus, the gain variation due to supply drift is: ;
+5. 6V, AAy = 3. 8% (0.4) = ±1.6%,. or ±0.29; dB:
-8V, A A =3.8% (0.6) = ±2.3%, or ±0.42 dB' ,
3. Output Signal Drift Due to Potentiometer Drift. - Since the MC 1545
operates as a difference amplifier, the output with respect to the two
input signals is given by:
where,
E = output signal
o
E = delayed input signal
E = potentiometer controlled signal
'
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For the RT22C type potentiometer, the overall drift due to aging
and temperature is ±4.2% of the center tap voltage. Thus, the
worst case condition is when the center tap is full ON, or the
amplitude of E = E at a 180° phase shift. The result is an out-
<& 1 •
put variation of: .
1 ± 4 . 2 % E l (11)
b. Delay Line (Technitrol LD101D330A). - No aging specifications are
given for the Technitrol delay line. However, since mica capacitors are
used in the network, variation of delay due to aging is projected at less
than ±0.5%. The delay temperature coefficient is ±0.015%/°C, or a
maximum of ±0.124 ns at 0°C and ±0.173 ns at 60°C. The effect on
playback equalization due to delay variation is negligible compared to the
variation in playback signal resulting from normal head and tape wear
and changes in the head-to-tape interface.
c. Linear Roll-Off Filter - A two stage Linear Roll-Off Filter (LRO) with
emitter follower isolation is used in each of the RBV and MSS channels.
For the 1/3 head input, the LRO filters consist of tapped coils, DL2
and DL3 for the RBV mode and DL5 and DL6 for the MSS mode, along
with their associated capacitors. The 2/4 head input network is
identical to the 1/3 input.
The coils used in the LRO filter are wound on fiber rods; thus, coil
inductance degradation due to temperature and aging is not measurable.
Mica capacitors with a combined temperature and aging deviation of
+0.4% and -0.15% are used. As a result, since L, C and mutual induc-
tance M, are relatively unaffected by temperature and aging, drift of the
LRO filter cut-off frequency and phase shift can be neglected.
d. Amplifier Bandwidth. - The FM Equalizer contains two types of
amplifiers, gate controlled two-channel-input wideband integrated
circuit amplifiers and single transistor emitter followers. The
minimum derated bandwidth of the gate controlled amplifier (MC 1545)
is 37.5 MHz and the minimum derated transistor (2N2369A) Gain Band-
width Product (ft) is 450 MHz. Since the highest cutoff frequency of
the LRO filters is 29 MHz, the Equalizer contains sufficient bandwidth.
e. Power Dissipation.
1. Gate Controlled Amplifier. - Since the maximum power supply and gate
voltage levels are less than the specified maximums, and the typical load
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is much less than the maximum allowable of 25 mA, amplifier power
dissipation of the Gate Controlled Amplifier (MC 1545) is well within
allowable limits.
2. Emitter Followers. - The quiescent transistor power dissipation of the
emitter fillowers is given by:
Using Q3 of Figure 4-11 as a typical example, the collector current is:
Or, using nominal values, I = 5.7 mA,
and
V = V - I R24CE CC C
Us ing the above value of I ,
V = 5.6 - 0.27 =5.33V
V •" . • . . ; " i" •
As a result, the nominal power dissipation is:
P = 5.33 (5.7) = 30 mW
which conforms with the specified maximum allowable junction
temperature.
4.1.2.6.4 Conclusions and Recommendations. - Worst case analysis of the
FM Equalizer has shown that the components utilized in the network have the re-
quired bandwidth and exhibit sufficient frequency and phase stability. Although the
channel voltage gain is sensitive to power supply voltage fluctuations, the fact that
the equalizer is immediately followed by a limiter nullifies this factor.
It should be noted that the Gate Controlled Amplifiers (MC 1545) are very
sensitive to gate voltage level. To maintain the 4-5 input single-ended voltage gain
below -25 dB, the gate voltage low level must not be greater than 0.5V. This level
has been achieved by limiting the gate driver (Reference Generator) series impedance
to 33 ohms.
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4.1. 2. 7 Limiter/Demodulator Worst Case Analysis. - The Limiter/De-
modulator network has been analyzed to ensure reliable operation under ERTS system
environmental requirements. RBV and MSS output drift due to temperature and
aging effects were determined along with the overall gain variation.
4..1. 2. 7.1 Design Considerations. - The limiter amplifier stages (Figure 4-12)
must provide sufficient gain to accurately preserve the FM signal zero crossings under
worst case amplitude variations, while at the same time maintaining an acceptable
signal-to^noise ratio. Generally, a minimum of 60 dB of limiting is required. To
minimize signal distortion, due to lack of symmetry, the reference level of each limit-
ing stage must be stable. In addition, drift in the input balance will result in carrier
feed-thru. Since differential amplifiers are used, limiter balance is relatively inde-
pendent of power supply regulation. However, any variation in the +8V supply will be
reflected on the output amplitude.
The pulse generator output amplitude and pulse width must be constant to min-
imize carrier feed-thru. Because all the stages following the discriminator are dc
coupled, any variation in dc level will be reflected at the RBV and MSS outputs,
therefore the dc drift of the discriminator is critical. Also, any drift in the MSS dc
offset results in a reduction in the signal-to-noise ratio at the decoder input.
4.1. 2. 7. 2 Summary. - In general, maximum allowable drift limits for
individual network stages have not been specified. Since absolute drift data is mean-
ingless, a composite summary of the overall FM chain input/output drift with inter-
stage variations referenced to the Video/MSS output is given at the end of this section.
The limiter contains a minimum of 75 dB gain, which provides reliable limiting
with low noise and negligible phase shift. Since the inputs are balanced, the amplifiers
are relatively insensitive to power supply variations. Assuming opposite drift co-
efficients for the Input bias resistors, worst case balance drift at each input is ±12 mV
due to temperature and ± 80 mV due to aging. A slight amount of additional unbalance
may result with aging of the balance adjustment potentiometer.
Laboratory tests have shown that the demodulator pulse generator output is
stable with temperature variation. Delay line characteristic variation due to aging is
approximately ±1.4%.
Discriminator drift characteristics are not specified; however, laboratory tests
indicate a decrease in output signal level with increasing temperature. Consequently,
a temperature sensitive resistor (sensistor) has been incorporated into the following
amplifier stage to compensate for the discriminator output variation.
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Operational amplifier offset current and voltage drift is generally negligible.
Laboratory temperature tests of the RBV and MSS low pass filters showed fliem to be
stable. ';
RBV and MSS output level aging drift is primarily due to the RBV lev el, control
and MSS dc offset adjustment potentimeters. Worst case MSS dc level drift due to ;
potentimeter aging is ±217 mV at the output of U5. ;
A summary of individual component drifts is given in Table 4-7. ^
4.1. 2. 7.3 Worst Case Analysis. - The Limiter/Demodulator has been analyzed
to determine overall circuit performance and dc stability. Worst case dc [drift referenced
to the RBV and MSS outputs due to temperature and aging have been calculated. ; ,
a. Limiter. - The Limiter consists of three stages of differential amplifiers j
each followed by an emitter-follow buffer; A balance control is provided
. to adjust for any initial dc offset. ; ; I :'
1. Difference Amplifiers (Ul, U2, and U3). - The Limiter amplifiers are
balanced differential input (RCA CA3028B) driven from a constant .' ;
current source. The gain is fixed primarily by the collector resistor,
and output loading. Since the amplifiers are self-limiting, nonsaturat-
ing, there is no phase shift. '
Gain. - The differential amplifier is essentially a common collector
stage driving a common-base stage, therefore the voltage gain is
proportional to the load impedance. From the manufactuer's spec-
ifications, the minimum differential voltage gain for Rl=l. 6 kibhm is
40 dB, when derated for Rl=470 ohm, the minimum gain is approxi-
mately 25 dB, which is sufficient to provide reliable limiting. 1
Symmetry. - The Limiter symmetry is initially optimized for .minimum
carrier feed-thru by adjusting limiter balance potentimeter R6. Any
drift of this setting will result from resistor and potentimeter varia-
tion due to temperature and aging. Neglecting the potentimeter
variation, the bias input to either side of Ul is given by:
R
V 1 = — fV +V )-V (1}in R?+R4 ( 2 3} 3 ()
Assuming V2 and V3 are nominal and any variation will be due to con-
verter regulation, therefore A V2 = A V3. Then, substituting ±0. 9%
drift due to resistor aging into equation 1, worst case A Vin = ±80 mV
or worst case differential input drift is ±160 mV.
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Similarly, for a worst case temperature drift of ±0. 175%, substitut-
ing into equation 1, AVln 1 = ±12 mV; or, worst case differential
input drift is ±24 mV. ' ;:
Additional balance drift is contributed by balance adjust potentiometer
R6, which exhibits a ±4% variation in tap voltage due to aging. Since
the nominal voltage across the potentiometer is approximately 700 mV,
worst case drift due to aging is ±28 mV. Using ±0. 87% resistance
change due to temperature, the maximum potentiometer resistance
variation is ±0. 87 ohm, which will result in a negligible effect on
the balance when the wiper is near the center and will be worst case
when the wiper is near either end of the resistance element. Or,
worst case potentiometer temperature variation for a drain current of
7 mA is 6 mV, with the wiper at either end.
Power Supply Variation Sensitivity. - Limiter power supplies, V2 and
V3 are generated from a common converter and, as a result, any
drift in the supplies will generally be in phase. Therefore since the
differential amplifiers are balanced, the effect of power supply varia-
tion on Ul and U2 is negligible. However, the limiter output level is
a function of the available bias current, and thus proportional to the
supply voltage. From Figure 4-23 j U3 output level is given by
Vout - V2 - 'E3 R4 - (IE3 -W R5 <*»
where I
 0, the constant current source, is
'E3- - (VB3+VBE3>
R3
Since 1^3 is relatively constant, as shown by equation 2, Vout is
directly proportional to the positive supply voltage variation, V2.
The result is a modulation of the limiter output peak-to-peak
signal.
By solving equation 3, it can be shown that the constant current, IE3
is relatively insensitive to power supply variations
 :
Where, from Figure 4-23,
V.v»^_
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Figure 4-23. Liniiier/Ainplifier tU3
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and.
R,
Combining the above equations and substituting into equation 3,1
as a function of V3 is E3
R2(Va)
 v
BE
E S
 • ' i R?(R39)
• 3 . -
, . . . . . . .
The above result indicates any change in V3 is damped by the network
base bias resistance ratio., In this case, the resistance ratio « 0. 35,
thus the effect on L,_ is minimal.
. • ' . • ' . JtiO •' . • . • • . . • . '
Emitter Followers. - The Limiter emitter follower transistors (2N918)
have sufficient bandwidth. An additional consideration is power
dissipation.
Ql - Q4. - Average transistor power dissipation for Q1-Q4 is given
by -." :- - — V ;- • - . - ; ' - ' - •• . - • • • " . . - . . ; . . , ' . ." ; : ; . . . . ; - • -. .
Pd = ICVCE ^
Where, using Ql as the example, and assuming IC1=IC2,
and',-
1 B o n18 20
Since V,, = U, out, then from equation 2, average maximum Vout isij i .
IF3'
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Analysis of the Differential Amplifier results in a constant current
source of 5. 4 ±20% mA. Using the minimum value, IE3=4. 4 mA,
and from equation 10, Vout = 5. 4 V. From equation 9, IEI =9. 4 mA,
and from equation 8, V^E = 3. 38 V; thus, the average power dis-
sipation is P(j = 33 mW.
Q5, Q6. - Except for the lower signal level at the input to Q5 and Q6, the
power dissipation analysis is identical to that for Q1-Q4. For U3,
minimum lE3«2. 2 mA. Therefore, Vout = 7 V, IES = 10. 6 mA,
= 1. 7 V and Pd = 18 mW.
b. Demodulator. - Basically, the demodulator is a wideband, direct demod-
ulator consisting of an analog pulse generator for each phase of the limiter
output. The pulse generator, which converts the limiter output to a series
of uniform pulses, is followed by a diode bridge discriminator. After
detection and amplification, the carrier is extracted by the introduction
of a dc offset in each of the output channels (RBV and MSS).
The critical factors to be considered in the demodulator design are
harmonic distortion, linearity, frequency response, signal-to-noise ratio,
temperature and time, and dc and linear stability.
1. Pulse Generator. - The pulse generator is a class A amplifier driving
a shorted delay line which extracts the leading and trailing edges of
the limiter square wave output The signal output is approximately
a 23ns pulse, positive going for the input leading edge and negative
going for the input trailing edge. Extracting both leading and trailing
• edges effectively doubles the discriminator frequency, which facilitates
filtering of the undesirable sidebands.
Amplifiers (Q7, Q9). - The demodulator input are class A transistor
amplifiers. Base bias current is much greater than the transistor
base current, therefore the operating point is independent of the dc
current gain. The voltage gain is relatively independent of transistor
parameters and is fixed by external components. For Q7, assuming
the delay line is a high impedance, the voltage gain is given by
Substituting resistance values into equation 11, nominal gain is 2. 61
with a ±1. 8% variation due to aging and a maximum of ±0. 34% varia-
tion with temperature.
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Since the amplifier's operating point is in the linear region, trans-
istor power dissipation is of importance and, neglecting the output
pulses which are of short duration, average power dissipation is
given by
P = I V (12)d C7 CE7 * '
Where quiescently,
V - v - (V - V ) (13)CE7 C7 < B7 BE7' * '
and,
V - VB7 BE7
From Figure 4-12,
R47<V5>
Substituting nominal values into the above equations, Vg7= 10. 5 V, and
IE = 23. 2 mA. For VC7« 0, from equation 13, VCE? = ^-L 2 v» and
amplifier quiesent power dissipation is P^ = 260 mW.
Emitter Followers (Q8, Q10). - Since the base of each transistor is
essentially clamped to ground, operating point drift for emitter follows
Q8 and Q10 will be negligible.
To determine the power dissipation, and using Q8 as an example,
let VB8 = VC7 w 0. Then, VE = VBE and,
55
Substituting network values into the above equations, IEs = 24- 7
- 6. 23 V and the quiescent pov/er dissipation is P^ = 154 mW.
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Delay Line. - The delay line is an LC network which simulates a
shorted transmission line. The design equations are:
Lo = TdRo
Co = Td/Ro (19)
where,
T = line delay
R = Nominal terminating resistance
For R0 = 240 ohms .and T(j = 12 ns, L0 = 2. 88 uH and Co = 50 pF.
Assuming inductor aging drift is negligible and temperature drift is
±0.1%; and capacitor drift is given as ±0. 5% due to aging and +0. 35%,
-0. 07% due to temperature. Using an RNR resistor for Ro, the
cumulative drift is ±1.4% and +0. 62%, -0. 34% due to aging and
temperature respectively. Any change in delay time directly effects
the pulse generator pulse width and, ultimately, the demodulator
gain.
2. Piscriminator. - Discriminator, Zl, an hermetically sealed module,
is a balanced-input, transformer-coupled diode bridge. The dc peak
output is approximately equal to the peak input signal minus the
diode forward voltage drop of about 0. 6 V. The specified bandwidth
of 0.05 to 200 MHz is sufficient for ERTS system requirements, but
overall temperature and aging drift is not specified. However, assum-
ing no change in transformer impedance, diode forward voltage drift
may be projected as +5% due to aging and -2 HIV/OQ due to temperature.
The resulting effect on the discriminator output is a maximum decrease
of 30 mV in the signal level due to aging and a maximum increase
of 70 mV to temperature.
3. Discriminator Output Amplifier (U4). - U4 is an integrated circuit
wideband operational amplifier connected in the non-inverting
configuration.
Gain Drift - The voltage gain is fixed by the external resistor ratio,
thus
R_. + R,,^ + RT
=
 7
°
7 4
 '
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where RT1 is a solid-state temperature-sensing resistor which
exhibits a temperature coefficient of approximately +0. 7%/° C.
Using nominal values, Ay = 12 at 25° C. The worst case drift
again at 25° C, is Av ±1%.
The maximum change in voltage gain due to temperature, using 25 °C
as a reference, is +5. 9% at 61 °C and -4. 6% at 0° C. This variation
in U4 voltage gain with temperature is tailored to compensate for the
change in gain in the pulse generator/discriminator due to temperature.
DC Drift. - The amplifier dc drift due to input offset voltage and
current variation with temperature, referred to this output is given by
R. + R
AV •= Ae — — + Ai R source (21)
o os Ri os v '
where
Ae = e (T) AT (22)
os os v ' . . v '
and
A i = i (T) AT (23)
os os ^ ' v '
For balanced input source impedances, offset current drift can be
neglected. Then, substituting into equation 21, maximum
AVO = ±4. 8 mV. Since both the positive and negative supply
voltage are regulated and temperature compensated, dc output
drift due to supply variation will be negligible.
Offset voltage drift due to aging has been assumed to be about
2uV/day, or 0.65 mV/10,000 hours referred to the amplifier
input. When referred to the amplifier output, maximum AVO = 8 mV.
4. RBV Low Pass Filter. - The RBV Filter is a Cauer low pass with
a cut-off frequency of 4. 2 MHz. Laboratory temperature tests have
shown negligible drift in phase and frequency response, and, since
stable mica capacitor are used, the characteristics should not be
effected by aging. Additional RBV signal level drift will be contri-
buted by RBV level control potentimeter R79. Worst case aging
drift is ±2% of maximum signal level at R79 maximum, and tempera-
ture drift is ±0. 43%.
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5. MSS Low Pass Filter. - The MSS Filter is a Cauer Low Pass with
a cut-off frequency of 11 MHz. As was the case for the RBV filter,
the MSS filter has been laboratory temperature tested and shown
to exhibit excellent frequency and phase stability over the system
temperature range. Also, due to component stability, filter char-
acteristics should not be affected by aging.
6. MSS Output. - The MSS output consists of operational amplifier U5,
which extracts the carrier level in addition to providing signal gain,
followed by emitter follower stage Qll. m order to minimize the
effects of transistor base-emitter nonlinearity and drift, the base-
emitter junction of Qll is included in the output amplifier feedback
loop.
Amplifier (U5). - U5 is an integrated circuit operational amplifier used
here in the inverting mode. Closed loop voltage gain is relatively low
compared to the open loop gain so that any variation in open loop gain
does not affect closed loop gain.
The MSS signal voltage gain is given by,
R
AV^
Using nominal values at 25° C, A = 5. Maximum voltage gain temp-
erature drift is ±0. 35% and maximum aging drift is ±1.8%.
Since the source impedances are balanced, output dc drift is due
primarily to input offset voltage change and the carrier offset ad-
justment potentiometer drift. For U5, offset voltage drift due to
temperature referred to the output is AVOS = ±2 mV. Drift due to
aging is ±3 mV, and drift due to supply voltage variation is
negligible.
Variation in the MSS dc reference level is primarily affected by drift
in dc offset adjustment potentiometer R84. Reflected to the opera-
tional amplifier output, the offset level is given by,
R89 (V7>
v =-°* L. (25)
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Worst case drift will occur when Hie potentiometer is all the way
in the circuit. Using nominal values, the offset level is Vo = 7. 95 V.
Worst case temperature drift (potentiometer all the way in) is
AV0 = ±20 mV, and maximum aging drift is ±130 mV, including
the change in closed loop gain. The portion of drift attributed to
the potentiometer is given by
R84 <R89> V7 B84
Or, for worst case aging, A Vo = 71 mV as a result of potentiometer
aging. Additional MSS dc output drift results from drift of the offset
bias supply voltage (-6. 2). As shown by equation 25, the output level
is directly proportional to V7, the dc supply. Maximum gain occurs
for R84=0. Then, AV0 = 1. 5 AV"7 and, using the results of the
Regulator Analysis given below, worst case A Vo = -47 mV due to
temperature and +51 mV due to aging.
Emitter Follower (Qll). - Since the base-to-emitter junction of emitter
follower Qll is incorporated into the operational amplifier (U5) feed-
back loop, the MSS output level is virtually independent of drift of
transistor characteristics.
The power dissipation for Qll is given by,
Pdll = WCEII <27>
Where,
'dl * 'Ell = T1 = "V7 mA' VCE11 - V7 = 6.2 V,
y u
and worst case P^n = 73 mW, neglecting the ac signal which is
small compared to
Voltage Regulators. - To ensure supply voltage stability, each
Limiter/Demodulator board contains a voltage regulator for the
+11. 7 V and -6. 2 V supplies. Each regulator is a series voltage
regulator utilizing temperature compensated reference diodes.
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1. +11. 7 Vdc (V6). - Referring to Figure 4-12, the regulator output
is given by,
V = V + V - V /28)6 VR1 CR4 BE12 (M)
For worst case component tolerances the initial range of output
voltage is 10. 52 < V6 < 12. 68 V.
Worst case diode and transistor temperature drifts are given as
CR4 - 35 mV, VR1 ±47 mV, and VBEi2 - 60 mV. Substituting
into equation 28, maximum AV6 = -72 mV due to temperature.
Worst case diode and transistor aging drift is given as CR4 +35 mV,
VBE12 +70 mV and AVR1 » 0. Again from equation 28, maxi-
mum £V6 = -35 mV due to aging.
Q12 power dissipation is given by
Pdl2BlCl2VCEl2 (29)
where,
For IC12 w I Load = 45 mA, VCEi2 = 4. 8 V and Pdl2 = 216 mW,
2. -6. 2 Vdc (V7). - From Figure 4-12, the -6. 2 V regulator output
is given by,
V
7 = VVR2 + VCR5 - VBE13 (31)
For worst case component tolerances, the initial range of output
voltage is 5.4<V7< 6.9.
Worst case diode and transistor temperature drifts are given as
VR2 ±19 mV, CR5 - 35 mV.and VBE13 - 49 mV. Substituting
into equation 31, maximum A VQ = +33 mV due to temperature.
Worst case diode and transistor aging drift is given as CR5 + 35 mV,
VBE13 + 70 mV and AVR2 « 0. Again from equation 31, maxi-
mum AV7 = -35 mV due to aging.
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Q13 power dissipation is given by
Pdl3=IC13VCEl3 <32>
where
VCE13 = V3 -1C13 R98 - V7 (33)
F
°
r
 'CIS * 'Load = 45 "*' VCEB = X- 3 V *** Pdl3 = 58 mW'
4. 1. 2. 7. 4 Conclusions and Recommendations. - Analysis of the Limiter/De-
modulator has shown that the Limiter has sufficient gain to provide reliable limiting
and both Limiter and Demodulator are inherently temperature stable. However, when
utilizing worst case resistor and potentiometer aging specifications in the analysis,
the network approaches marginal performance at the end of 10,000 hours of operation.
A critical area is in the Limiter balance, where opposite bias resistor aging co-
efficients result in a differential input level of ±160 mV. The resulting unsymmetrical
limiting would result in carrier feed-thru. It should be noted, though, that the type
resistor (RNR) presently used for the balance input is very stable and, if manufacturer
average aging coefficients are applied, the balance drift becomes negligible.
Since potentiometer aging specifications include vibration effects, the drift
coefficients are quite large, particularly in rheostat applications (typically ±7%
resistance charge over a 10,000 hour operating period). Therefore, increased
network stability can be achieved by reducing the proportionate range of a potentio-
meter where practical or, if possible, by replacing it with a fixed resistor once
final network alignment has been set.
If considerable variation in the +8 V supply is anticipated, a regulated supply
should be used on U3 to prevent power supply modulation of the Limiter output.
Some consideration should be given to the establishment of temperature and
aging specifications for the variable inductors used throughout the network, and also
for discriminator module Zl.
The power dissipation of Q7 through Q10, and Q12, is much higher than can
be dissipated through radiation alone; thus, an appropriate amount of thermally
conductive adhesive should be applied between the transistor cases and the printed
board to provide a path for heat conduction.
120
TO ES REVl
4.1.2.8 RBV Video Out Worst Case Analysis. - The RBV Video Output Network
has been analyzed to ensure reliable operation under ERTS system environmental
requirements. RBV output drift due to temperature and aging effects were determined
along with the overall gain variation.
4.1.2.8.1 Design Considerations. - Of primary concern in the Video Out
design is the cumulative drift due to temperature and aging effects, and signal gain
variation. In addition, transistor switch ON/OFF stability must be assumed and
logic gate worst case triggering requirements fulfilled. Since the "LOW" level input
to gating flip-flop U4 comes from an OFF transistor, the source inpedance should
be such that the TIL gate input voltage is satisfied under worst case input current
requirements.
The maximum allowable signal level into the 2X1 switches should be deter-
mined for the specified FET gating levels. Also, the Video Out signal range and dc
reference level must meet system specifications.
4.1.2.8.2 Summary. - Individual component and amplifier worst case drift
factors are tabulated in Table 4-8, along with the magnitude of drift when reflected
to the network output.
Since operational amplifiers with low closed loop gains are used, the video-
output network voltage gain is relatively stable. DC reference drift is primarily due
to the adjustment potentiometer aging characteristics and internal voltage regulator
dc output variation.
Worst case dc level drift at the input to the 2X1 switches as a result of
resistor and potentiometer variation is ±0 .5% due to temperature and ± 5% due to
aging. -6.2V regulator drift contributes an additional +2, -17mV due to temperature,
and -50mV due to aging at the switch inputs. A similar amount of drift due to re-
sistor and potentiometer variation occurs at the output of amplifier U3. Also, at the
US output, the +11. TV regulator drift adds +5, -lOmV due to temperature and +17mV
due to aging.
In order to meet the worst case drive requirements of the FET switch gating
flip-flop, the maximum allowable source impedances of the triggering stages (Q7,
Q8, and Q9) were computed. The resistances are: R44 = R49 = 560 ohms and R47 = 270
ohms. Furthermore, since the FET switching criteria is based on the magnitude of
the gate-to-source voltage, the allowable signal range for a TTL gating level and
FET's with a maximum pinch-off voltage of -0.8V, is -2.6 to -4.1V. These limits
result in a maximum signal range of 1. 5V.
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TABLE 4-8. RBV OUTPUT COMPONENT DRIFT SUMMARY
Component or
Parameter
Rl (10K Pot)
Ul and U2
Ql, Q2 ,R ,
Q3, Q4 (RDS)
U3
R23 (IK Pot)
Q5 and Q6
-6.2V Supply
+11. TV Supply
Total - dc
Total - gain
RBV Clamp(Zener + diode
(-3. 4V)
RBV Clamp
 (+_4V)
Component Drift
Temp
25-61°c
± 7mV
at Ul out
± ImV dc
± 0.35% gain
at Ul out
0.4% level
± 1 . 5mV dc
± 0.35% gain
at U3 out
± 3mV dc
at U3 out
negligible
when matched
-4, +34mV
+63, -32mV
-118mV
-30mV
Aging
±52mV
at Ul out
± 1.9mV dc
±1.8% gain
at Ul out
± 3mV dc
±1.8% gain.
at U3 out
± 54mV dc
at U3 out
negligible
when matched
-lOOmV
-lOOmV
± 180mV
' -
Drift Reflected to RBV Output
Temp.
25-61 °c
± 7mV
± ImV dc
± 0.35% level
Negligible for
matched FET's
±0. 75mV dc
±0. 35% level
±1 .5mV
-17mV, +2mV
-5, +2.5mV
+14.7, -32.2mV
± 0 . 7 %
-59mV
-19mV
Aging
± 52mV
± 1.9 mV dc
±1.8% level
± 1 . 5mV dc
± 1.8% level
± 27mV
+50mV
+8.50mV
+140.9, -82.4mV
±3 .9%
±90mV
-
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4.1.2.8.3 Worst Case Analysis . - The. RBV Video Output circuit has been
analyzed to determine overall circuit performance and dc stability. Worst case dc
drift and gain variation due to temperature and aging have been calculated. Transis-
tor switch stability has been verified, and the worst case allowable switching signal
level determined.
a. Amplifiers - (Ul and U2). - Ul and U2 are identical wideband operational
amplifiers which are connected in the inverting mode . Gain variation
will be due primarily to drift in the external resistors , and dc output
level variation is caused by amplifier input offset voltage drift and the
balance control and reference voltage supply drift.
1. Gain Drift. - For a large open loop gain, the closed loop voltage
gain for Ul is given by
Ro
Ay = -§• (1)
R3
Using nominal values, Ay = 2.87, and maximum temperature
and aging drift are ± 0. 35% and ±1 . 8% respectively.
2. Offset Drift. - Since the input source resistances are balanced,
drift due to offset current may be neglected . Hie offset voltage
drift is given by
R8
AV0 = Aeos — (2)R3
where the temperature drift Aeos = ± 350 uV . Substituting
into equation 2, AVO = ±lmV .
Offset voltage drift due to aging is assumed to be ±0. 65mV/10, 000
hours . Referred to the amplifier output, AVO = ±1 . 9mV .
3 . Balance Drift. - The balance drift consists of two components :
drift in the output due to resistor and potentiometer variation, and
drift due to reference voltage variation (-6. 2V). From Figure 4-13,
the balance offset at the output of VI is given by
Since the potentiometer drift coefficient is considerable, the worst
case balance drift occurs with potentiometer Rl all the way in the
TO BE REVISED
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circuit. Substituting into the above equation, nominal offset is
1.735V and worst case drift is ±0.5% due to temperature and ±5%
due to aging.
From the voltage regulator analysis given at the end of this section,
the -6.2 reference voltage drift, neglecting load regulation effects,
is -4, +34mV due to temperature and -100 mV due to aging. When
reflected to the output of Ul, reference voltage drift with the poten-
tiometer all the way out, is -17, +2mV due to temperature and
+50mV due to aging.
The combined balance drift at the output of Ul, including Ul offset
voltage drift is +11, -26mV for temperature and +132, -82mV due
to aging.
b. 2X1 Switches. - The 2X1 switches consist of two pairs of field effect
transistor (FET) stages which are triggered by a flip-flop. The flip-flop
is clocked by the Reference Generator X, X, and H gates, through a set
of transistor level shifters.
1. FET Switch. - Ql through Q4 are N-Channel field-effect transistors.
The switch is gated OFF when VQS > VGS (OFF), and appears as an
open circuit. (VQg (OFF) is the gate to source voltage required to
cut off channel current.)
For VQS = 0, the switch is ON, with Rj)g (ON), the drain-source
on-state resistance, appearing in the signal line. Since R^g increases
with temperature, signal transfer will be affected.
Using manufacturer's characteristics, typical R^g = 16 ohms, and
the temperature coefficient is 0.13 ohm/°C. Or, worst case drift is
+4 ohms at 60°C, which is approximately 0.4% of the switching level.
Since there is a FET switch in each side of the voltage divider feed-
ing U3, it may be assumed the two RDS drifts will be similar; thus,
the effect on signal level is negligible.
Due to the effects of interelectrode capacitances, switching transients
are characteristic of FET switches. Generally, however, these
transients may be filtered and appear as a constant level which may
be offset by an out of phase dc level.
2. Switch Driver. - The FET switches are driven by the complementary
outputs of a TTL flip-flop. When the series switch of each pair is
OFF, the shunt switch is ON, grounding the output of the series switch.
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Since the flip-flop is referenced to -5.1 volts, the triggering signals
were required to be generated by a set of transistor switch level
shifters, where a "1" input is equivalent to -5V.
Switch Ouput Level. - The maximum allowable input to the flip-flop
to ensure a logical 0 is 0.8V. Therefore, since the flip-flop is
referenced to -5.1V, the minimum "0" level is -4.3V. Thus, for
Q7 and Q9, which drive 1 unit load, the maximum allowable collector
resistance is:
V8-vin<°)
Since the drivers and flip-flop use the same supply voltage, nominal
voltage may be used. For V8 = 5.1V, and worst case TTL input levels,
from equation^, Rg = 500 ohms. Similarly for Q8, which drives 2
unit loads, RC = 250 ohms. The driver "high" level is governed by
maximum transistor VCE» which is approximately 0.2V. This "high"
level exceeds TTL input requirements .
Drive Requirements . - During the ON condition, the transistor col-
lector current is given by:
V8 - VCE
Letting R44 = R49 = 560 ohms and R47 = 270 ohms, and solving equa-
tion 5, Ic7 = Ic9 = 8.9 mA and ICB = 18.5mA. Maximum required
base current is given by:
(6)
Or, for h.FE = 60 at 0°C, maximum required IB? = Ifi9 = 0.15mA
and IBS = 0.31mA.
From Figure 4-13, the available base current for Q7 is:
43
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For R42 = 12k, R43 = 6, 8k and V^ = 0.45V, from equation 7, IB =
0.15mA. Similarly, for Q8, R45 = 3.3k, R46 = 5.6k and Vin =M).5V
then, from equation 7, IB = 0.33mA. Both the above results are
sufficient to insure the drivers will turn ON under minimum hpE
conditions.
Flip-Flop Output Level'(U4). - From the manufacturers specifications,
the nominal nip-flop (U4) levels are "0" = 0.1V and "1" = 3.3V, and the
minimum range is given as 0.2 to 2. 4V. When the output is referenced
to -5.1V, the nominal range is "0" = -5V and "1" = -1.7V, and the
minimum range is -4.9 to -2. 6V.
Signal Range. - Since the FET switch switching requirements are
Switch OFF: VGS > VQS (off) or Vp
Switch ON: VGS = 0.
The maximum signal level that can be accurately switched depends
on the FET pinch-off voltage (Vp or VGS off) anA ®ie minimum
available gate Voltage.
°
r
'
 VS = VG - VP (8)
For minimum Vp = -0.8, from equation 8 maximum signal voltage is
-4. IV. To satisfy the FE T ON condition, minimum Vg = -2. 6V.
Thus, the allowable signal range for Vp = - 0. 8, is 4.1 - 2. 6 = 1. 5V.
As the FET Vp increases in magnitude, the switchable signal range
decreases; therefore, the FETs should be selected to be compatible
with the desired signal level and TTL gating range. Clearly, since
the 2N4861 has a maximum Vp = -4 V, and if turn-ON conditions are
met, the switch may never be turned OFF under TTL output worst
case levels.
c. Amplifier (U3). - U3 is a wideband operational amplifier connected in the
non-inverting mode. Since the open loop gain is relatively high, gain
variation will be due primarily to drift.of the external bias resistors. DC
output level variation is caused by amplifier offset voltage drift, the dc
offset control potentiometer and the offset reference power supply.
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1 . Amplifier Drift. - Neglecting the effects of the OFFSET bias divider,
the closed loop gain for U3 is given by:
R + R
26
Using nominal values, Ay = 4.48 and maximum temperature and
aging drift are approximately ±0.35% and ±1.8% respectively.
Since the input source resistances are balanced, drift due to offset
current may be neglected. The offset voltage drift is given by:
AV0=Aeos Av (10)
Due to temperature, Aeos = ±350 MV and, substituting into equation
10, AV0 = ±1 ,5mV. Offset voltage drift at the amplifier input due
to aging is assumed to be ±0. 65mV/10,000 hours. Referred to
the output of U3, AV0 = ±3mV.
2. DC Offset Adjustment Drift. - DC offset drift is a combination of
Potentiometer drift and dc reference supply drift.
Potentiometer (R23). - From Figure 4-13, the adjusted dc offset at
the amplifier output is given by:
--3.5 V
v26 ~~. REF
where,
R25
V = Vc
"D IT1 IT1 13 i T> 4_"D O
KJiit! 9^ 94. 2^
Assuming V6 is constant, and the potentiometer resistance is com-
pletely in the circuit, from equation 12 the reference voltage tempera-
ture drift is ± ImV and the aging drift is ±18mV. Due to the amplifier
gain, the offset voltage drifts at the amplifier output are ±3mV
and ±54mV due to temperature and aging respectively. K should be
noted that the bulk of the aging drift can be attributed to the potenti-
ometer, which has a ±7% aging coefficient.
-11. 7V DC Reference. - From the regulator analysis (Paragraph
4.1.2.8.3.e) the +H.7 voltage drift, neglecting load regulation
effects, is +63, -32 mV due to temperature and -lOOmV due to
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aging. When reflected to the output of U3, the maximum dc drift
(potentiometer all the way out) is approximately:
v
° ~
Thus, from equation 13, the offset variation due to the supply voltage
drift is -10, +5 V due to temperature and +17mV due to aging.
3. Zener Clamp (VR1). - The peak output of operational amplifier U3
is regulated by Zener diode VR1 . The clipping level is given by:
V = V + V (14)
RBV CR5 VRI
Q
Using component initial tolerances , the clipping range at 25 C is
3.22 to 3.56V. Temperature drift is approximately -2.7% at 60°C
and aging drift is ±6%.
d. Emitter Follower (Q5 and Q6). - Q5 and Q6 are complementing transistors
connected as an emitter follower. Since the nominal temperature co-
efficients are similar, the differential dc drift will be negligible. The
power dissipation is given as:
P - I V (15)d C CE
For Q5, Ic = 6 . 7mA, VCE = 11 . TV and average Pas = 79 mW.
Similarly, for Q6, Ic = 11.7mA, VCE = 6.2V and Pd6 - T2mW.
e . Voltage Regulators. - The RBV output circuit is powered by three internal
voltage regulators; +11. 7V (V6), -6.2V (V7) and -5.1 (V8).
1 . +11. TV Supply (V6). - The +11 .7V supply is derived from the +22V
converter output through a series regulator . The regulated output
voltage is given by :
V ' = v + V - V (16)6 VR2 F BE V '
Using initial tolerances, the output voltage range at 25 °C is 10.77 to
12.58V. Temperature drift (25° -60°C, neglecting Zener regulation)
is +63, -32mV, and aging drift is -lOOmV. A slight amount of
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additional drift is possible due to series resistor (R56) variations,
resulting in Zener voltage regulation effects. The series transistor
power dissipation may be written as :
where,
I = U1 + U2+ U3 + dc offset + Q5 + Q6 (18)
and,
VCE = V4 - <L R55 - V6 <19>
Using nominal values, IL = 43mA. Then, from equation 19, VCE =
4.7V and the power dissipation is P,.. = 207m W.
2. -6.2V Supply (V7). - Qll is also a transistor series regulator. The
output voltage is given by:
V7 = VVR3 + VF - VBE ' <20)
Using initial tolerances, the output voltage range at 25 °C is 5.55 to
6.8V. Temperautre drift (25° - 60°C, neglecting Zener regulation)
is -4, +34mV, and aging drift is -100 mV. Additional regulation
variations may result from resistor R58 aging. Qll power dissipa-
tion is given by equation 17
where,
IL = U l + U 2 + U 3 - f Q 5 + Q 6 + V = VR (21)
and,
V = V - I R -V (22)CE 3 L 57 7 l '
For nominal values, IL = 54mA. Then, from equation 22, VCE =
1.3V, andP,,, = 70mW.
all
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3. -5.1V Supply. - The -5.1V supply is a Zener Shunt regulator. The
initial tolerance is 5.32 to 5.88V and drift is ±6% due to aging and a
maximum of ±0.1% due to temperature.
Regulator dissipation is
Pd = V_ (IZ) (23)8
where,
!„ = l- ~ JT „ (24)Z in Load v
and,
V3 - V8
\ = - I T " ( 2 5 )m R59
and the load current is
IL = Q7 + Q8 '+ Q9 + U4 ' , (26)
For the transistor bias resistors specified above, IL = 38 mA.
Using maximum converter voltage and R59 = 56 ohms, Im = 61mA,
and Iz = 23mA, which is sufficient to maintain regulation. Substitut-
ing into equation 23, worst case Zener dissipation is P(j = 118 mW.
4.1.2.8.4 Conclusions and Recommendations. - Worst Case Analysis of the
Video Output Network has shown that most of the temperature and aging drift is due to
the characteristics of the balance and offset adjustment potentiometers. Therefore,
added circuit stability may be achieved by using lower range potentiometers or, where
possible, by replacing the potentiometer with a fixed resistor once final signal align-
ment has been completed.
Since the FET switch gating pulse is limited by worst case TTL logic output
requirements, the maximum allowable input signal is restricted by the FET pinch-off
voltage (VQg off). As a result, the FETs used in the 2X1 switch should be selected
for a VQg off which is compatible with the maximum signal to be switched (approxi-
mately -0.8 to -IV). In addition, to ensure the ON condition, the minimum switch
input level should be set for the gating signal (flip-flop output) worst case "1" level
(-2.6V).
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The effects of Zener diode voltage regulation on the Internal dc regulators due
to resistor aging may be minimized by using RLR type resistors (R56 and R58) in
series with the Zener diodes.
Any future printed board layout change should incorporate a matched comple-
mentary transistor pair (single package) for the Q5 and Q6 emitter follower. Such,a
device eliminates the possibility of a poor match of two individual transistors and
reduces the effects of temperature gradients between separate units.
The power dissipation of series regulator transistor Q10 is much higher than
permitted for radiation cooling alone, therefore urethane beads should be added to
provide a path for heat conduction.
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4.1.3 MSS System Circuit Description. - As stated before, the MSS system
requires circuits that are common to the RBV channel; for detailed circuit descrip-
tions of the common elements, see the corresponding paragraphs in the RBV section.
4.1.3.1 Input Network (Figure 4-24). - The MSS data along with the 15 MHz
sync signal feed a pair of dual input line receivers through 50-ohm shielded lines.
The signal level at the receiver inputs is approximately 150 mV p-p measured
across 50 ohms. A TTL compatible output level is developed at the receiver output
when the differential input exceeds 25 mV. The receiver outputs trigger a D type
flip-flop which provides the desired MSS data levels. In order to ensure sufficient
SET/RESET setup and hold times for the flip-flop, the MSS data is delayed approxi-
mately 12 ns through two "N AND" gates (U2).
In addition to clocking the MSS data flip-flop, the sync feeds a gate (U4) which,
in turn, drives a modulo-10 counter. The counter divides the 15 MHz sync signal to
a 1.5 MHz square wave, which, after being low pass filtered, provides the system
pilot tone.
After the MSS data is re-clocked, it then feeds a low-pass filter which has
its input and output isolated by complementary transistor pair emitter followers.
The emitter follower transistors are matched in order to minimize dc drift. Poten-
tiometer R48 is used to control the signal level. The filter output then goes through
a high frequency pre-emphasis network which feeds a matched transistor pair con-
nected as an emitter follower. A second potentiometer is connected to the emitter
follower and is provided to adjust the MSS dc level into the modulator to approximate-
ly +1.2 to +1. 7 V.
A change in the exact frequency of the timing standard has been made by
NASA; instead of 15 MHz, it has now been determined as 15.062630 MHz. All
circuit designs and components are being adjusted to comply with this new standard.
From the MSS input circuitry the signal proceeds to the modulator where it
is processed in a manner similar to the RBV signal (paragraph 4.1.2.4). The pilot
tone signal is added to the modulator output after the mixer, where its absolute level
can be adjusted as required. From there the combined signals go to the following
boards, which are described in the RBV section; Record Current Adjust, Record
Amplifier, Preamplifier, Playback Amplifier, and Equalizer. The circuits exclusively
devoted to the MSS system are the decoder and buffering systems, which are described
in the following paragraph.
4.1.3.2 Decoder and Variable Clock Phase Correction Loop. - The MSS
data from the 1-3 Limiter/Demodulator and the 2-4 Limiter/Demodulator are fed
through the corresponding filter equalizers before application to a pair of dual line
receivers (Figure 4-25). By cross connection of the dual line receivers, two TTL
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Figure 4-25. Decoder and Variable
Clock Phase Correction Loop
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compatible outputs are developed for each signal in quasi push-pull. The pair of out-
puts are connected as the J and K input of J-K flip-flops, which are triggered by the
1-3 and 2-4 clock. The result is a re-clocking of the limiter/demodulator MSS out-
put signals before they are sent,to the buffering system.
In addition, the MSS data is used to provide a reference for the variable clock
phase correction loop, which includes a frequency doubler and phase detector. The
phase correction loop compares the phase of the clipped MSS data directly with that
of the variable clock and, if necessary, performs a correction on the variable clock
phase. Since the phase correction is performed at a high frequency, it has greater
phase stability than the variable clock circuitry which compares phase at a low fre-
quency. It can correct for phase drifts between the data and pilot tone which might
occur due to circuit drifts or head wear. In addition, the phase correction loop con-
tains circuitry for effecting a differential phase adjustment to compensate for differ-
ential phase errors between heads.
The variable clock (VC) phase correction loop block diagram is shown in
Figure 4-26 and the schematic is shown in Figure 4-27. The MSS data and VC fre-
quency doublers and the phase detector are located on the decoder board while the
dc amplifiers, loop filter and voltage controlled phase shifter are located on the
variable clock board.
The loop receives MSS data from the data clipper and frequency multiplies
the signal to 15 MHz; the frequency multiplication removes polarity information
from the data transitions. The signal is compared with the variable clock signal in
a phase detector and an error signal is generated proportional to the phase differ-
ence between them. This error is amplified and applied to an electronically vari-
able phase shifter in the variable clock which corrects the phase to a degree deter-
mined by the position constant of the feedback loop (zero order feedback loop).
The differential phase signal is generated by using the tonewheel switching
signal and a differential amplifier to superimpose the head to head correction on the
dc phase correction. The differential phase adjustment has no dc component, and
therefore does not affect the static phase.
4.1.3.3 Buffering System. - The basic operation of the buffer system is
shown in Figure 4-28A. The incoming digital data is sequentially placed into vari-
ous buffer registers; here, six units are shown and are labeled A through F. Depend-
ing upon the phase of the variable clock, any one particular data bit may be read into
any one of the six storage devices shown. Read out of the stored information is
accomplished by means of the master clock, which sequentially interrogates the state
of the storage register. The phase relationship shown in the figure shows maximum
buffering capability; that is, the read out is in opposite phase with respect to read in.
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A. Basic Operation
.-cJS.
:o^
B. Functional Diagram
Figure 4-28. Buffer System
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In other words, the variable clocks can be advanced or retarded by two bits
before the data output signal will be garbled.
Figure 4-28B shows a more complete buffering system. The two halves of
the buffer are shown; one for the data derived from heads 1 and 3 and the corre-
sponding clocks, and one for the data derived from heads 2 and 4 and the correspond-
ing clocks. The readout is derived by one single master clock system. From this
diagram, it should become apparent that the variable clocks and their respective
input data can assume various phase relationships and still achieve good output data
as long as two requirements are not violated:
1. Neither of the variable clocks must ever cross the instantaneous phase
of the master read-out clock.
2. The information stored in any like-designated storage register by the
1-3 or 2-4 channel must be identical even though the time of storing this
information may be variable.
If both of these requirements are observed, the information derived from the
1-3 channel will be identical to that from the 2-4 channel, so that a switch-over can
be achieved by use of a simple digital switch.
The first requirement can be easily met by knowing the amount of shoe error
that can be expected in the system and providing sufficient storage elements in the
buffering system. The second requirement will be met automatically as explained by
Figure 4-29. If, on playback, the tape is stretched more than it was during record,
the data and pilot tone (and hence the clock) frequencies will all be slightly reduced.
This means that, toward the end of the head scan, the 1-3 clock will have fallen
behind its nominal position. Under these conditions, a particular information bit
will also be played back late. Thus, the information that nominally would have been
store in Position F will still be stored there, although the time of storage will be
late. Similarly, in the stretched tape condition, the head will establish an early
clock relationship with respect to the master clock as it enters the tape. In other
words, it will have advanced with respect to the master clock. Note, however, that
under these conditions a particular information bit will have been played back early
so that it, too, will have been placed into storage register F.
From the above discussion, it is obvious that any particular information bit-
will be stored into the proper storage element, though the actual storage operation
may have occurred at slightly different times. Thus, by having the identical infor-
mation bit in like-designated storage devices, the read out information read by the
master clock from either storage register will be identical.
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(a) Playback under normal conditions
(b) Playback under stretched tape
conditions
The arrows indicate a redundant bit of information
that is stored near the two edges of the tape. It is
read out by heads 1 and 2 during the overlap period.
Figure 4-29. Effect of Transverse Tape Stretch
The actual manner in which the buffering is accomplished and the phases of
the clocks are controlled is shown in Figure 4-30. The clocks of the data buffers
are directly controlled by the timing waveforms extracted from within the phase
locked loop of the individual clocks. In this manner the phase of each variable
clock is permanently linked to the phase of the pilot tone; during start up, tape
dropout, or rest-out between short recordings, there is always a known phase
relationship between the variable clock and pilot tone. And, since the pilot tone
was recorded concurrently with the data, there is always a known phase relation-
ship between the variable clock and the data.
A similar situation is present in the master clock system. There are,
however, two differences: first, the bandwidth of the master clock system is much
narrower than that of the variable clocks which results in an essentially fixed MSS
output frequency; secondly, the phase of the data read-out vector is connected
oppositely to that of the read-in vector which allows for maximum data buffering
capability.
This system is based upon suggestions made by NASA Engineering (M. Maxwell).
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4.1.3.4 1-3 and 2-4 Buffer Circuits. - The buffers are designed using MTTL
integrated circuits. Buffer I (Figure 4-31) processes the 1-3 decoder output and
Buffer II (Figure 4-32) processes the 2-4 decoder output.
Basically, the buffer network transfers MSS data sync from the variable clock
(VC) to the master clock (MC), and then gates the 1-3 and 2-4 channels into a single
output.
As shown in Figure 4-31, the 1-3 variable clock is divided down by a ring
counter (U1-U3). The counter outputs clock-in the decoder data, which are then
stored in a 10 bit register, flip-flops U8-U12. Master clock signals, generated in
Buffer II, shift the stored data out of the register and into OR gates U15-U17. X and
H gate signals, which are referenced to the recorder headwheel, are used to gate
reclocked channels 1-3 and 2-4 into a single channel. The serial MSS output, along
with the master clock signal, feeds balanced input/output line transmitters for
distribution to the system.
In general, the operation of Buffers I and II are identical. In addition the
Buffer II board contains the master clock ring counter and decoding gates.
Figure 4-33 shows the buffer logic basic timing diagram. For purposes of
clarity, all network delays have been neglected.
4.1.3. 5 Master Clock. - The master clock is principally a phased locked
oscillator and frequency multiplier, the input of which is the 1.5 MHz pilot tone and
the output, the 15 MHz master playback clock (bit sync.). A block diagram of the
master clock is shown in Figure 4-34 and a complete schematic shown in Figure
4-35.
The composite FM 1-3 signal is applied to the pilot tone extraction filter, which
separates the pilot tone from the FM signal, and subsequently to two limiter stages
in which amplitude variations due to head to head variations are removed. The
1. 5 MHz pilot tone is then applied to the PLO phase detector which generates the
error signal used to control the VCXO. The output of the VCXO operating at 15 MHz
is applied to a squaring circuit and is then counted down in a divide by 10 synchron-
ous counter in order to achieve the desired frequency multiplication in the PLO. The
bit sync signal (master clock playback signal) is taken from the squaring circuit via
a high speed gate.
4.1.3.6 Variable Clock. - The variable clock is essentially a phase locked
oscillator and frequency multiplier. A block diagram of the variable clock is shown
in Figure 4-36 and a complete schematic in Figure 4-37.
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Figure 4-33. MSS Data Buffer Timing Diagram (Sheet 1 of 2)
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Figure 4-33. MSS Data Buffer Timing Diagram (Sheet 2 of 2)
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Figure 4-34. Master Clock Block Diagram
The composite FM signal (1-3 or 2-4 pilot tone) is applied to the pilot tone
extraction filter, where the pilot tone is separated from the FM signal and subse-
quently fed to two limiter stages in which amplitude variations are removed. The
limiter 1.5 MHz pilot tone is then applied to a phase shifter (discussed with the
phase correction loop) and to the phase detector, which compares it to the variable
clock output phase (divided by 10) and generates the error signal used to control
the VCO frequency. The VCO output at 15 MHz is converted to TTL logic level by
a voltage comparator and the variable clock output is taken via a high speed gate.
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Figure 4-35. Master Clock Schematic Diagram
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Figure 4-37. Variable Clock Schematic
Diagram
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a. Decoder. - The decoder network (Figure 4-25) consists of a lowpass
filter, line receiver and reclocking J-K flip-flop.
1. Lowpass Filter. - The lowpass filter has a cut-off frequency of
11.5 MHz and a 75 ohm characteristic impedance. Since the capac-
itors and inductors used in the design are relatively stable, drift in
the filter characteristics will be negligible.
2. Line Receiver (U2). - The line receiver is a differential amplifier
with a TTL compatible output level. The maximum differential
threshold is 25 mV. Since a single input signal is used, one side
- of the amplifier is referenced to ground. Therefore, depending on
whether the positive or negative input is grounded, any dc offset at
the signal input acts as an additional threshold. As a result, since
the MSS signal is not a square wave at this point in the processing,
a dc offset causes unsymmetrical triggering of the dual input gates.
In the event the dc offset exceeds the peak input signal level, one of
the gates will remain ON continuously and the other will be OFF.
During initial turn-on, there is a possibility of an instantaneous short
circuit on the line receiver output due to charging of the frequency
doubler capacitors. However, an output short is permitted by the
manufacturer's specifications as long as both outputs are not shorted
simultaneously.
3. Reclocking Flip-Flop (U3). - The output of the line receiver is re-
clocked in J-K flip-flop U3. The clock signal is inverted and slightly
delayed by TTL gate Ul. The flip-flop has no set-up or hold time
requirement; therefore, the J-K inputs and the clock pulse transitions
may be simultaneous.
4. MSS Test Jack Buffer. - A complementary transistor pair emitter
follower has been provided to drive the MSS test line. The emitter
currents are:
V - V
_ 3 VBE
~and
V - V3
 - B E , .
E4 R69+R68
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1 4.1.4 MSS System Worst Case Analysis
4.1.4.1 Decoder and Variable Clock Phase Correction Loop Worst Case
Analysis. - The Decoder and Variable Clock Phase Correction Loop have been
analyzed to ensure reliable operation under ERTS system environmental require-
ments. DC offset effects on the decoder line receiver triggering have been dis-
cussed, and maximum delays due to drift have been computed for the phase
correction loop.
4.1.4.2.1 Summary. - The reliability of the MSS data decoding depends on the
input signal-to-noise ratio and the initial phasing of the reclocking function. Cor-
rection loop phase shift is primarily due to the LC circuit characteristics. A sum-
mary of the network drift coefficients is given in Table 4-9. As shown, worst case
offset is +6 ns due to temperature and +12. 7 ns due to aging.
TABLE 4-9. PHASE CORRECTION LOOP DRIFT SUMMARY
Parameter
Data Freq. Doubler
VC Freq. Doubler
Zero Adjust
Phase Detector
dc
M?09 gam
dc
LM208 gain
Differential
Phase gam
Phase Shifter
Offset
Cumulative „Gain
Temperature
% or mV
+2. 2 mV
+4. 2 mV
+0.35%
+4. 5 mV
+0.35%
+3. 2%
+3. 9%
ns
+.9, -0.6
+.28, -1.8
+1.8, -1.2
+0.1
±3
+6
Aging
% or mV
+11.4mV
+6 mV
+1. 8%
+1.8%
+1.8%
+8.8%
+12. 4%
ns
+2.5
j<).63
+4.2
+0.5
•v
+5.5
+12.7
4.1.4.2.2 Worst Case Analysis. - The decoder network input and output
signal and loading requirements were analyzed to ensure reliable operation under
worst case conditions. Phase correction loop stability and overall phase drift were
determined.
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For nominal parameter values, from the above equations I =13.5
mA and IE4 -12.5 mA. These current levels result in a V7,E« = 4.4V
and VCE4 - 4. 8V, which are compatible with the MSS signal level.
Using the above operating points, the power dissipations are P , -
59 mW and Pd4 - 60. mW.
b. Variable Clock Phase Correction Loop. -
1. Loop Equation. - The phase correction loop equations are derived
using the model shown in Figure 4-38. Thus,
(1)
ct
H (s) (2)
j = K K I
3 1 2 V M ~ M, (3)
Figure 4-38. Phase Correction Loop System Model
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Then combining the above equations:
o
where:
= H(s) M (4)
upon further reduction, and solving for phase delay,
H (s)
N
M
(5)
2. Loop Bandwidth and Gain. - The closed loop bandwidth is determined
by the requirement that the differential phase shift signal must be
passed to the output unattenuated. The loop gain, H(S)K/M, must be
less than 0.1 at 625 Hz* to achieve this, or,
H(S)K/M<0.1
Since H(S) = 10 at low frequencies and M = 1, the value of K at
625 Hz is:
K<0.01
The dc open loop gain is determined by the accuracy requirements
and the expected gain changes. Assume _KL5 ns static errors are
possible; held to +1. 5 nanosecond. Then from equation 5:
n
J_
N
H(S)
< 0.1
For H(S) =10 and M = 1, the minimum value of the forward gain K
at dc is:
*The present phase correction loop open loop gain has been extended so that
H(S)K/M<0.1 a t 312.5 H z . . . . .
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Specifications call for a data transition at least once in every 10 bits.
This is equivalent to one excitation every 10 cycles at 15 MHz. A
single tuned circuit of quality factor Q has an envelope decay equal to:
E "o* ...e
~
For 10 cycles and a Q of 10 :
Thus, in order that the loop gain exceed 1 under all conditions, excess
loop gain of 26 dB must be built into the loop. Considering further
that internal tolerances will effect the gain, the forward gain should
be greater than 30 dB for nominal signal levels. Furthermore, the
loop should be unconditionally stable so that this range of gain changes
can be accommodated.
The open loop response of the phase correction loop satisfying the
preceding criteria is shown in Figure 4-39. The single time con-
stant loop results in an excessively high capacitor value. There-
fore, the double time constant loop has been implemented with the
corner frequencies shown in the figure. The closed loop bandwidth
is approximately 30 Hz.
Phase Shifter. - The phase shifter circuit is used to: (1) manually
phase the variable clock to the clipped data by adjustment'of a coil
(static phase adjustment), which necessitates a minimum adjustment
range of +34 ns; (2) electronically adjust the phase of the variable
clock with a range of +15 ns by action of the phase correction loop;
and (3) superimpose phase variations of +10 nsec upon the static
phase by action of the differential phase compensation circuitry.
These requirements will be examined individually.
Static Phase Adjustment. - The required static adjustment range is
+34 ns, which corresponds to a phase shift of * = WQ d or <t> = 18. 4° =
+0. 32 radian. The coil can be adjusted +10% from its nominal value.
If,----
tan </> = - QX • (7)
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where,
w 2 Awl _ __o o
—
W W
0 0
Then,
A u>
o _ 1 dL
2 L
and, for small dL,
tan * = Q ~- (10)
JL
In order to have the required adjustment range:
L
Electronic Phase Control. - Allow a ±3V swing on varactor MV1658,
which is biased at -10V (see Figure 4-25) to effect a +15 ns phase
correction. The average capacitance change is 22pF/3V.
> (11)
C = Q (12)
T ' « R
w R A C > t a n < * > (13)
o ~
or
fan d\ (14)
and for nominal values,
R > 680 ohms
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Assuming a +2V swing on MV1658 biased at -13V (worst case), for a
+10 ns differential head compensation, C = 8pF/2V, and,
R>1230 ohms
Assuming a tank load of 1200 ohm, the coil required for a tank Q of
3.3 is:
- 39
and assuming a diode capacitance of 115pF, the additional tank
capacitance is 175pF.
Worst Case Phase Shifter Phase Adjustability. - In order to determine
that sufficient range of delay was available for all possible tolerance
variations, an ECAP simulation of the phase shifter was run. Coil
inductance was varied between 35 and 43 /*H. Capacitance diode ca-
pacity was varied +10% and bias voltage +1V. The curves of Figure
4-40 show that adequate phase variation may be had for any combina-
tion of capacitance and inductance in the tank.
Worst Case Phase Shifter Phase Drift. - Assumed variations of tank
capacitance and inductance due to voltage, temperature and time
variations are tabulated in Table 4-10. The worst case time shift
is found from:
AtH = **.= +8.5 nsu w —
o
4. Loop Zero Adjust. - The loop zero adjust circuit is an LC circuit
with a variable inductance. Its function is to compensate for any
data-to-VC phase shift caused by loop delays. The range of delay
variation is approximately +15 ns.
The resonant circuit is initially tuned to 7.5 MHz. Temperature and
aging drift depends on the inductor and capacitor tolerances and the
circuit Q. Using the relationships which were derived for the phase
shifter drift analysis, the phase angle in radians is:
= Q —^ (15)
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TABLE 4-10. WORST CASE PHASE SHIFTER DRIFT
Parameter
Bias
Voltage
Time/Temp.
0 - 61° C
Total
Inductance
0
+1.5%
+1.5%
Capacitance
+2.6pF
+0.9%
+0.78pF
+0.27%
+1.17%
A^-O^* - Q X
+0.080 radian
and the delay is:
0) (16)
Thus, using a capacitor tolerance of +0. 5% due to aging and -0.07,
+0.35% due to temperature, and an inductor tolerance of +1. 5% due
to aging and +0. 5% due to temperature, the overall worst case delay
drift is +1.8, -1.2 ns due to temperature and +4.2 ns due to aging.
5. MSS Data Frequency Doubler. - The MSS data frequency doubler is
a full wave rectifier feeding an underdamped LC circuit. The LC
circuit is tuned to 15 MHz and has a Q of about 10. Network excita-
tion occurs for each data transition, and the minimum rate will be
one transition every 667 ns (every 10 data bits). The MSS data
resonant circuit envelope damping factor is:
2Q (17)
Or, the amplitude decay over a 10 bit sequence will be about 95%.
The delay drift due to temperature and aging may be computed using
the relationships which were derived for the phase shifter drift anal-
ysis. Thus, using the same component tolerances, the overall worst
case delay drift is +0.9, -0.6 ns due to temperature and +2.5 ns due
to aging.
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6. VC Frequency Doubler. - The variable clock frequency doubler is a
full wave rectifier driving an LC resonant circuit. The LC circuit
is tuned to 15 MHz and has a Q of about 3. Using the relationships
developed for the phase shifter drift analysis and the same component
tolerances, the delay drift is -K).28, -0.18 ns due to temperature and
jH).63 ns due to aging.
7. Phase Detector. - The phase detector is a monolithic circuit con-
sisting of an input differential amplifier driving a pair of synchron-
ized, single-pole, double-throw switches. Since the output is dc
coupled, offset drift is critical.
Output voltage drift due to offset current is 2mV due to temperature.
In addition, a differential mode voltage will be developed at the output
due to load resistor unbalance. Resistor drift is +0.9% due to aging
and _+0.175% due to temperature. This results in a worst case output
voltage differential drift of +11.4 mV due to aging and +2.2 mV due
to temperature.
The maximum output voltage change is restricted by the difference
circuit constant current source. Since the available current is 2 mA,
the maximum output voltage change is:
AV = IT RT = 620 mVo L L
Laboratory tests show that the phase detector output voltage sensitivity
is approximately 20-25 mV/ns phase shift.
8. DC Amplifiers. - The output of the phase detector is amplified in
operational amplifier Ul, integrated, then combined with the differ-
ential phase correction in amplifier U2.
Ul is an integrated circuit operational amplifier connected in the
differential mode. The voltage gain is approximately 12 and the
variation in gain due to bias resistor drift is +1. 8% due to aging
and +0. 35% due to temperature. Input offset voltage drift reflected
to the amplifier output is +_4.2 mV due to temperature. Additional
output voltage drift due to aging is projected as approximately 6 mV.
The output of Ul is integrated with a time constant of approximately
300 ms and clamped at the input of U2 to prevent excessive correc-
tion. The diode clamping level is shown in Figure 4-41.
BE REVISED
169
P^* P-F'S^i~< i VL-
Figure 4-41. Long Term Phase Correction Level Diode Clamp Characteristic
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Operational'amplifier U2 is used to combine the tonewheel differ-
ential phase correction with the long term loop correction error.
The amplifier is connected in the differential mode with a non-inverting
input voltage gain of 10. Offset voltage drift reflected to the amplifier
output is ^4.5 mV due to temperature and is projected as _+_3 mV due to
aging. Voltage gain drift due to bias resistor variation is +1.8% due to
aging and _K). 35% due to temperature. Since the tonewheel differential
phase correction signal is ac coupled, the square wave trailing edge
will have about a 2% drop with respect to the leading edge.
U2 output sensitivity is approximately 150 mV/ns phase correction.
9. Differential Phase Control. - The differential phase control circuit
is an emitter coupled differential amplifier with one. input referenced
to approximately +2.3V. The signal input is diode coupled to the, C
gate for heads 2-4 and to the D gate for heads 1-3, which are refer-
enced to the tonewheel speed. An adjustment potentiometer is con-
nected between the balanced outputs in order that both the desired
amplitude and proper phase correction may be selected for the speci-
fic head combination (1-3 or 2-4). Based on a constant current source
of 2 mA, the maximum output signal change is 3.75 Vpp. For an
amplifier gain of 1.5 (inverting input of U2), the phase shifter input
level is 5. 6V, resulting in an available phase correction range of
+28 ns.
Possible sources of differential phase correction drift are variations
in the internal constant current source, the input reference bias, ad-
justment potentiometer, and load resistors. Since the output level is
ac coupled, the input reference bias drift may be neglected. The
potentiometer output level drift is j_4% due to aging and ±0. 8% due to
temperature. Level drift due to load resistor drift is slightly less
than +1. 8% due to aging and _+_0, 35% due to temperature. Constant
current drift depends primarily on the internal emitter resistance
variation, which may be assumed to drift approximately +2% due to
temperature and +3% due to aging.
10. Cumulative Phase Drift. - A summary of the phase correction loop
temperature and aging drifts is shown in Table 4-12. The cumulative
worst case offset drift is +6 ns due to temperature and _+12.7 ns due
to aging. Signal level variation as~aTTe^ult~of gain changes is approxi—
mately +3.9% due to temperature and +12.4% due to aging.
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c. Voltage Regulators. - Analysis of the +5A, -5A, -5, and -15 Volt power
supplies is given in paragraph 4.1.4.6, the "Master Clock, Variable Clock
and Decoder Power Supply Regulator Worst Case Design". The +5V supply,
which is used to supply the digital logic circuits, is decoupled from the
+5.6V supply through an RLC network. The typical load current is
108 mA and the maximum is 176 mA. These currents result in a voltage
drop with respect to the 5. 6V supply of 0.5V and 0.86V, respectively.
4.1.4.2.3 Conclusions and Recommendations. - Worst case analysis of the
MSS data decoder and variable clock phase correction loop has shown that both cir-
cuits should operate reliably over the ERTS system requirements. However, since
the phase correction loop requires a number of phase adjustments, a systematic
alignment procedure should be adhered to when initially setting-up.the loop. Other-
wise, it is possible to operate near the non-linear region and subsequently drift into
saturation.
In order to conserve power, it may be desirable to review the MSS data test
point requirements. The complementary pair emitter follower buffer (Q3 and Q4)
uses about 400 mW.
4.1.4.3 MSS Data Buffer Worst Case Analysis. - MSS Data Buffer I and II
have been analyzed to ensure reliable operation under worst case logic circuit vari-
ations. Gate loading was tabulated and critical accumulated propagation delays were
determined.
4.1.4. 3.1 Design Considerations. - Worst case accumulative propagation
delays must be taken into account for all clocking functions. Logic gate output loading
and fan-in requirements should be met, and manufacturer's recommendations for
biasing unused inputs followed. Worst case power supply decoupling network voltage
drops should not restrict logic gate minimum power supply requirements.
4.1. 4. 3. 2 Summary. - Minimum data input setup and hold time requirements
are within the logic circuit operating specifications, and gate output loading restric-
tions have been met. The worst case dc supply load is 418 mA typical, 692 mA maxi-
mum for Buffer I, and 342 mA typical, 640 mA maximum for Buffer II. The resulting
gate supply voltage range under the above loading conditions is 4.2 to 5.4V for Buffer I
and 4. 2V to 5. 5V for Buffer II.
4.1.4.3.3 Worst Case Analysis. - The Buffer Logic has been analyzed to
determine clocking reliability and maximum gate input and output loading. Two boards
have been used for the buffer network: Buffer I processes the 1-3 channel and contains
the logic for multiplexing the two buffer outputs; Buffer II processes channel 2-4 and
contains the master clock reference counter.
to BE
Buffer II has been analyzed first since the master clock gating levels, re-
quired for the operation of both buffers, are generated on that board.
a. Buffer II (2-4). - For purposes of analysis, Buffer II has been broken
down into the variable clock counter, storage register, master clock
counter and logic gate loading requirements.
1. Variable Clock Counter. - The variable clock counter (U1-U3) is a
recirculating shift register (ring counter) that inverts the data as it
is recirculated from the low order to the high order stage. Five JK
flip-flops are used in the counter, resulting in a 1.5 MHz, or divide
by ten output. Since only one bit changes with each clock pulse, the
possibility of false or transitional counts are eliminated.
The counter outputs are decoded by AND gates U4-U6 to provide ten
sequential clock pulses, 1 bit in duration, at a 1. 5 MHz rate. These
clock pulses are used to clock the decoder data into the buffer storage
register.
2. Storage Register. - The decoder data is stored in a 10 bit register,
U8 to U12. D type flip-flops connected in the clocked mode of oper-
ation are used in the register. When operated in the clocked mode,
the flip-flop will assume the state present on its D input with appli-
cation of the leading edge of the clock pulse. In general, to insure
reliable clocking, the D input is required to be present for some
specified minimum setup and hold time.
Figure 4-42 shows the storage register clocking timing relationships
for the 1-3 decoder data input. The dashed extensions indicate maxi-
mum accumulative propagation delays. In order to provide a sufficient
clocking safety margin, the variable clock triggering the buffer regis-
ters is 180° out of phase with the decoder sync. As shown in the fig-
ure, the decoder data at the D inputs precede the clock pulse (in this
case the U4-3 output, AB) by a minimum setup time of 33 ns and a
hold time of 13 ns under worst case conditions. This may be com-
pared to the maximum specified setup and hold times of 10 and 5 ns,
respectively.
3. Master Clock Counter. - The master clock counter is identical to the
variable clock counter except that it is triggered by the master clock.
The five stages used are flip-flops U20-U22.
4. MSS Data (2-4). - The channel (2-4) reclocked MSS Data is combined
in gates U15 to U17. Eight bits feed OR gate U17 and two bits feed
pins 4 and 5 of OR gate U15. The outputs of these gates are inverted
and further combined in gates U16 to provide the 2-4 MSS Data.
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Figure 4-42. Decoder Data Storage Register and Output FF Clocking
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5. Gate Output Loading. - Logic gate output loads have been tabulated
in Table 4-11 for comparison with the maximum allowable Unit Loads
(UL) specification for each element. Since both buffers are similar,
only those gates unique to Buffer n are shown in the table. Loading ,
for the gates performing identical functions in both buffers is shown
in Table 4-12, the tabulation of Buffer I gate loading. As shown in
the tables, all gates are loaded below the maximum allowable of 60%.-
6. Unused Inputs. - In order to minimize the effects of external noise,
the integrated circuit manufacture recommends that the unused inputs
of any MTTL logic circuit should not be left open, but should either
be tied to the used inputs or returned to a voltage between 2.0 and
5.5 Vdc. The above requirements have.been fulfilled for the buffer
logic by tying all unused inputs to a dc bias tapped-off the 5.6 Vdc
supply. This bias level range is 2.8 to 4 Vdc at approximately 5 mA
of current.
7. Power Supply Loading. - The logic gate power supply current require-
ments for Buffer II are summarized in Table 4-13. Total load current
is 342 mA typical and 640 mA maximum. The typical gate voltage re-
sulting from the voltage drop due to the decoupling network is 5.1V.
The minimum voltage under worst case loading conditions is 4.2V
and the maximum is 5.5V.
Buffer I (1-3). - The 1-3 buffer variable clock counter, storage register
and output gates are identical to the 2-4 buffer. The master clock refer- .
ence is derived from the 2-4 buffer board. Additional functions on the
Buffer I board are the channel 1-3 plus 2-4 gating, MSS output reclocking,
and data transmitters. A VC/MC phase monitor is also provided.
TABLE 4-11. BUFFER II GATE LOADING
Output
No.
U23-8
U18-3,6,8,ll
U19-3,8,ll
U6-11
U16-8
Type
MC3126
MC3101
MC3101
MC3101
MC3100
Load
Type
3151-C
3100
3100
3100
TTL
UL
1 x 2.3
2 x 1
2 x 1
2 x 1
1
Load
Type
3162-C
UL
4 x 1.75
Max
Allow.
UL
20
10
10
10
10
Total
UL
9.3
2
O
2
1
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TABLE 4-12. BUFFER I GATE LOADING
Output
No.
Ul-6,8
U2-5,6,8,9
US-5,9
U3-6.8
U4-3,6,8,ll
U5-3,6,8,ll
U6-3
U6-6
U8-U12
U13-U14
U15-3,H
U15-6
U15-8,U16-3
U16-6
U17-8
U7-8
U7-6
U16-8
U18-8,9
U19,8,9
U21~3,ll
U21-6
U21-8
U20-6.8
U20-11
Type
MC3151
MC3162
MC3162
MC3162
MC3101
MC3101
MC3101
MC3101
MC3160
MC3100
MC3100
MC3100
MC3100
MC3115
MC3126
MC3126
MC3126
MC3160
MC3162
MC3100
MC3100
MC3100
MC3100
MC3100
Load
Type
3162-K
3162-K
3162-K
3162-K
3160-C
3160-C
3160-C
3160-C
3100
3115
3100
3100
3100
3100
3151-C
3160-D
3160-C
3162-J
3100
3100
3162-J
3162-K
3160 -S
1245
UL
lx.75
lx.75
lx.75
lx.75
1x1.5
1x1.5
1x1.5
1x1.5
1x1
1x1
1x1
2x1
1x1
2x1
1x2.3
10x.75
1x1.5
lx.75
1x1
1x1
lx.75
lx.75
1x1.15
1.25 UL
2.5mA
Load
Type
3151-K
3151-K
3151-K
3151-K
3100
3162-C
3100
UL
2x .75
2x .75
2x .75
2 x .75
2 x 1
4x 1.75
2x .75
Max
Allow.
UL
10
10
10
10
10
10
10
10
10
10
10
10
10
10
20
20
20
10
10
10
10
10
10
10
Total
UL
2.25
2.25
2.25
2.25
1.5
1.5
1.5
3.5
1
1
1
2
1
2
9.3
7.5
1.5
.75
1
1
2.25
.75. .
1.15
1.25
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TABLE 4-12. BUFFER I GATE LOADING (Continued)
Output
No.
U19-5,6
U20-3
U18-5
Type
3162
3100
3160
Load
Type
1245
1245
310
UL
1.25
2.5mA
1.25
2.5mA
10mA(5UL)
Load
Type
3100
UL
2 x .75
Max
Allow.
UL
10
10
10
, Total
, UL
1.25
1.25
5
TABLE 4-13. BUFFER II POWER SUPPLY LOAD
TTL Gate
Type
MC3151
MC3162
MC3160
MC3100
MC3101
MC3115
MC3126
Total
Supply Current (mA)
Typical
10
20
24
17.6
22.5
4
18
Max
15
29
29
H-36
H-24
H-9
L-38
Circuit Number
U1,U20
U2,U3,U21,U22
U8,U9,U10,U11,U12
U13,U14,U15,U16
U4,U5,U6,U18,U19
U17
U7,U23
Total Current (niA)
Typical
20
80
120
70
112
4
36
342
:
 Max
30
116
145
144 -
120
9
76
640
1. MSS Data Gating. - The two buffer outputs (1-3 and 2-4) are gated
together by the X and H gate signals, which are referenced to the
recorder headwheel. The timing sequence for the gating operation
is shown in Figure 4-43. Since there is considerable delay (60 us)
between the D input transition and the clock pulse of U18, the setup
~and-hold timing j^^uirements. which are in the ns range, have been
met. Resyncing the gating levels~to^ie^naster~cloclris~accom^
plished in U19.
2. Data Output. - The MSS data is reclocked in JK flip-flop U19,
then it feeds a differential input line transmitter.
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Reclocking. - The output flip-flop reclockingiiming relationships
are shown in the lower half of Figure 4-42. Triggering is accom-
plished at the master clock negative going transition and an 8 ns
setup time is required. As shown in the figure, the worst case
setup times are 15 ns for the "J" input and 5 ns for the "K" input.
Line Transmitter. - The line transmitter is an emitter coupled
differential amplifier with a balanced output. The typical available
"on" current at 25° C is 4.5 mA and the maximum is 5.2 mA. Off
current is a maximum of 100 uA. When driving a 50 ohm load, the
nominal output signal level is 225 mVpp.
3. Clock Phase Monitor. - Outputs of the VC and MC ring counters are
used to trigger the set and reset inputs of flip-flop U18. The resulting
output pulse width is proportional to the difference in phase between
the two clocks. ':
4. Gate Output Loading. - Logic gate output loads for Buffer I have been
tabulated in Table 4-12. As may be seen from this tabulation, all
gates are loaded at less than the maximum allowable of 60%.
5. Unused Input Bias. - As was the case for Buffer II, all unused inputs ;:
have been tied to a dc bias or an active input to minimize the effects.- .
of external noise. - ; , o
6. Power Supply Loading. - The logic gate power supply current require-
ments for Buffer I are summarized in Table 4-14. The total load cur-
rent is 418 mA typical and 692 mA maximum. The typical gate voltage
resulting from the voltage drop due to the decoupling network is 5V.
The minimum supply voltage under worst case loading conditions is
4.2V and the maximum is 5.4V.
4.1.4.3.4 Conclusions and Recommendations. - Worst case analysis of the
Buffer Network has shown that reliable operation should be maintained throughout
system operating requirements. Clock phasing is adequate to accommodate data
maximum accumulative propagation delays. Logic gate fan-in and output loading
restrictions have been satisfied. Switching transient suppression has been provided
by distributing 0.01 uF capacitors from the power supply to ground throughout the
printed-circuit_board.
Although all unused inputs appear to have been accounted for, all 1C pin
functions should be verified in the final printed board layout.
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TABLE 4-14. BUFFER I POWER SUPPLY LOAD
TTL Gate
Type
MC3151
MC3162
MC3160
MC3100
MC3101
MC3115
MC3126
RA1245
Total
Supply Current (mA)
Typical
10
20
24
17.6
22.5
4
18
5
Max
I /I .
max pd
21/15
41/29
42/29
25/H"365/L-17.5
34/H-244/L-48
6.5/*1";?L-4.25
L-38
6
Number
Ul
U2,U3,U19
U8, U9, U10, Ull, U12, U18
U13, U14, U15, U16, U20, U21
U4,U5,U6
U17
U7
U22/2
Total Current (mA)
Typical
10
60
144
105
67
4
18
10
418
Max
15
87
172
215
144
9
38
12
692
Under worst case supply current requirements and a low converter voltage,
the logic power supply voltage will fall below the recommended minimum of 4.5V.
Therefore, if laboratory tests result is an average buffer operating current approach-
ing the worst case maximum, the power supply decoupling network should be adjusted
to be compatible with the full load converter output voltage.
It should be noted that distortion will be introduced into the line transmitter
output transition due to any phase delay between the complementary inputs and also
the difference in the line transmitter switching delays. The result of this distortion
is a shortening of the output difference current pulse width during alternate "1's"
and "O's".
4.1.4.4 Master Clock Worst Case Analysis. - The master clock input is the
1. 5 MHz pilot tone recorded simultaneously with the MSS data; the output is the 15.0
MHz master clock playback signal used subsequently to read out the MSS Buffer and
to be ti^ansmitted as the bit sync. The purpose of the master clock is to generate
this signal so that its average frequency is exactly ten times the pilot tone frequency,
with a spectral purity meeting design specifications.
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The design of the master clock assures that the output conforms to the follow-
ing specifications for the environmental conditions listed in the worst case analysis
criteria:
1. Output frequency - 15.0 MHz.
1.1 Output Long term stability - Sum of MSS clock and spacecraft clock.
1.2 Output Medium term stability - equal to extracted pilot tone.
1.3 Output Medium term accuracy - less than 60 ns (pp) phase error with
respect to pilot tone up to 10 Hz, for pilot tone time base instability of
+2.5 us.
1.4 Short term stability - less than 20 ns (pp) jitter for shoe errors less
than 100 ns for all spectral components above 100 Hz.
2.0 Output format - square wave.
2.1 Output asymmetry - +3.5 ns.
3. Output loading - TTL compatible; 10 unit loads.
Implicit in these specifications is that the master clock be frequency locked
to the pilot tone under all conditions.
4.1.4.4.1 Design Criteria. -
a. Introduction^ - The basic PLO is synthesized as a second order feedback
loop employing a compensated lag network to obtain independent control
of bandwidth and low frequency gain. The design is constrained by: (1)
the necessity for a minimum velocity constant to achieve the required
timing accuracy at low frequencies; and (2) the necessity to sharply
attenuate shoe error components in the pilot tone at 1250 Hz.
In order to achieve the best possible performance and still meet servo
stability and frequency lock requirements, the basic loop has been en-
hanced with a bridged tee filter at 1250 Hz to suppress the shoe error
components, and nonlinear acquisition circuitry to increase the pull-in
range to the maximum permitted by"tHe^osciHatorT~A"voltage controlled-
crystal oscillator was found necessary to meet the frequency lock re-
quirements.
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b. Low Frequency Phase Accuracy. -
1. Description. - The extracted pilot tone contains a low frequency
flutter component with peak timing errors of +2. 5 us. The master
clock playback signal must track the input phase to within an ac-
curacy of 60 ns (pp) for all frequencies up to 10 Hz.
2. Analysis . - The pilot tone with low frequency timing error can be
represented by
f (t) = E sin (o»pt + Tfo>p sinw ft) (1)
where
T is the peak timing error
u. is the flutter frequency
Up is the pilot tone frequency.
The argument of equation 1 expresses the phase of the pilot tone
signal.
The phase of the master clock output (referred to the input) with
respect to the phase of the pilot tone is
where (1-e) and J> are the amplitude and phase respectively of the
PLO transfer function.
The difference in phase between input and output represents a timing
error. The total error can be found by representing the phases as
vectors :
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Using the law of cosines
f 2 1 1/2J = Tf u 11 + (1 - f) - 2 (1 - c) cos<*»J
For small <£and c,
j.
 Tf. v/T^T*^P
J represents the peak phase error between input and output.
t is the amplitude error of the PLO transfer function. In the region
of interest, this can be accurately approximated as the reciprocal of
the loop gain AB (see Appendix B).
K * K
K
</> is the phase of the PLO transfer function which for small angles
is:
' «
2 T
• Q /O
Thus
. . 2 1 1 / 2
and since J = At u , where At is the peak jitter
=-Ty^[l-+2«-£^]
where
2
< = Nw
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The small « and with the nyquist stability constraints placed on the
PLO, the timing error is principly due to amplitude error, and to a
close approximation is
Nco T
At = Txf K
This expression determines the velocity constant of the loop based
on the peak acceptable phase tracking inaccuracy at low frequencies.
T£
3. Results. - The master clock was synthesized to maximize r==— f°r
frequencies out to 10 Hz and still maintain adequate performance with
respect to high frequency jitter and Nyquist stability,, The results
are shown in Figure 4-44.
c. Short Term Phase Stability. -
1. Introduction. - The short term phase stability of the master clock
is governed principly by the shoe error component in the pilot tone.
The effects of random noise in the pilot tone on the short term
stability are negligible because of the narrowness of the loop.
2. Analysis. - The shoe error appears in the pilot tone as a periodic
instantaneous phase change occurring at a 1250 Hz rate as shown in
Figure 4-45a. This signal may be decomposed into a steady fre-
quency offset and a periodic phase disturbance which appears as an
error in the master clock loop (Figure 4-45b). A Fourier analysis
of this signal yields the amplitude of each frequency component of
this signal, enabling the optimum PLO transfer function to be syn-
thesized. The Fourier series representation of the pilot tone phase
with shoe error is:
E l 2cosTrn cos Tnf t
- 7TII S
n=l
where At = 100 ns, the maximum specified shoe error, and f
 g =
1250 Hz.
The peak phase jitter at each harmonic of the head switching rate
can be computed and is shown in Table 4-15.
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Figure 4-44. Master Clock Low Frequency Accuracy
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Figure 4-45. Shoe Error
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TABLE 4-15. MASTER CLOCK PEAK PHASE JITTER
Frequency (Hz)
1250
2500
3750
5000
Peak Pilot Tone Jitter (ns)
32
16
11
8
Calculated Peak Master
Clock Jitter (ns)
0.55
0.48
0.27 :
— ;
3. Results. - The open loop transfer function of the PLO is shaped to '•,'•>"
attenuate the jitter components to acceptable levels. The final con-IV
figuration chosen utilizes a bridged tee filter resonant at the jitter - •'
frequency to obtain the greatest possible jitter reduction consistent
with adequate phase margin. The bridged Tee yields a 3:1 reduction '
in jitter over the best possible design using a compensated lag net-f
work realizing the same phase margin. The calculated jitter com-
ponents are shown in Table 4-15.
The master clock jitter was measured on a wideband oscilloscope
as follows: the oscilloscope main sweep was adjusted for 100 us/cm---'
internally triggered; the delayed sweep for 100 ns/cm free running; *
the X10 multiplier was activated to yield a 10 ns/cm res6lution.:_The
master clock waveform now displayed is the result of triggering on
the waveform and looking at a single cycle 100 us after being triggered;
since the triggering is asynchronous with the jitter source, the jitter
shows up as time jitter on the waveform edge.
Utilizing this technique, the peak to peak jitter was measured to be
less than 4 ns, which agrees with the analysis.
d. PLO Transfer Function. - The PLO open loop and closed loop transfer
functions are shown in Figure 4-46. A summary of pertinent parameters
utilizing the model of Appendix B is given below.
T = 0.2 second , \
-3
= 1.78 x 10 " second
K - 1.5xl0 -••
v N
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£ - 0.5
3 dB bandwidth = 360 Hz
e. Frequency Lock. - The pull-in range of a second order PLO with sinusoidal
phase detector is given by (see Appendix C).
« p 3 N / 4 - | $ « - n
The Master Clock loop, with parameters chosen to achieve the desired
dynamic performance has a calculated pull-in range of ±28000 Hz. How-
ever, because of the non-minimum phase response of the bridged Tee
filter, the pull in range is reduced to about +15000 Hz. This was not
deemed adequate (see worst case analysis). ,.:
 :
Furthermore, specific conditions could result in a time to lock as long
as 5 to 8 seconds. In order to alleviate this condition, acquisition cir-
cuitry was added to the PLO.
Frequency lock range is enhanced by a feed forward path through zener
diodes, which circumvented the filter networks. An out of lock condition
. results in a triangular waveform at the output of the phase detector ampli-
fier U4, with an amplitude of 8. 5 volts peak. The zener diodes conduct
signals above 5.5 volts peak around the compensated lag filter and twin
Tee, effectively increasing the loop gain at high frequencies, and resulting
in a PLO pull in range equal to the PLO hold in range. Normal distur-
bances entering the loop do not cause the diodes to conduct or are attenu-
ated by the high pass filter following the diodes. Thus, the feed forward
is inactive when the PLO is locked up. The acquisition time also is re-
duced to less than 0.1 second.
f. Cycle Slipping. - In order for the master clock to slip a cycle, a phase
disturbance must be injected into the PLO greater than Jj~ radians and
lasting for greater than the response time of the PLO.
In ordinary operation the PLO input is a sinusoid and additive gaussian
noise. Viterbi computes the frequency of skipping cycles for this input
as
fs
Vilerbi, A. J. "Phase Locked Loop Dynamics in the Presence of Noise by Fokker-
Planck Techniques" JPL TR #32-427.
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where BL is the PLO bandwidth and a is the input S/N ratio measured in
the PLO bandwidth.
In the case of the master clock, the input signal to noise ratio measured
in the PLO bandwidth (360 Hz) is greater than 50 dB, /. o>105. The time
between cycle slips is the reciprocal of f ors
T = -Z- e ^ 2 x 10 seconds,
s 4B
LJ
Therefore, the probability of skipping a cycle in normal operation is very
small.
In the presence of a complete signal dropout, a bound for the worst possible
situation can be established by assuming an instantaneous 180° phase re-
versal of the input signal and noting the time required for the PLO phase
(referred to the input) to reach 90°. The time is found from the 50% point
on the step response input, an ECAP calculation of which is shown in Fig-
ure 4-47. The dropout bound turns out to be 750 ^ s, much longer than any
conceivable tape dropout.
In practice, experiments indicate unlimited periods are tolerated since
the phase detector output tends to remain stationary at the 90° point.
4.1.4.4.2 Worst Case Analysis. -
a. Nyquist Stability. - The design at the PLO must be such that Nyquist
stability is assured under all operating conditions. The stability of the
PLO is determined from a Bode Diagram of the open loop response.
The calculated nominal open loop response taken from the circuit constants
is shown in Figure 4-46, along with the calculated and measured closed
loop response.
Principal causes of deviation from the nominal closed loop characteristic
result from component drift and initial tolerances:
1. Drift of dominant time constant due to C12 drift = +15%.
2. Variation at loop gain due to . . .
a. Phase detector input voltage variation -+_ 8%.
b. U3 gain tolerance = ^ 3%
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Figure 4-47. Master Clock Response to a Unit Phase Step
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c. U4 gain tolerance = +4%
d. U5 gain tolerance = +4%
e. VCXO sensitivity tolerance = +20%
' - 0%
Total - +39%
-19%
The result of a 100% reduction in the dominant time constant and 4 dB
increase in gain is a severe test of Nyquist stability. The result of
Figure 4-48 indicates a worst case phase margin of 18° with attendant
response peaking of 9 dB; the peaking is of no consequence in the design.
Under these conditions the short term phase jitter will increase 3 dB.
b. Master Clock Frequency Lock. - The master clock is required to fre-
quency lock to the pilot tone under all conditions. Uncertainty in the pilot
tone frequency and drift in the VCXO in the master clock require that a
specific pull-in range be available in the master clock.
The frequency uncertainty in the pilot tone is the sum of
1. Spacecraft clock = +2 x 10~5
2. MSS clock = +4 x 10~5
3. Low frequency hunting = +_16 x 10~5
4. Shoe error — rejected by VCXO.
Total = +21 x 10"5
This represents a worst case frequency deviation of the pilot tone of
+.3300 Hz.
Sources of drift in the PLO arise in the phase detector, dc differential
amplifier and VCXO.
1. Phase Detector. - A differential mode voltage can be developed at
the phase detector output due to load resistor unbalance. The total
unbalance is that due to initial tolerance (0% since initial zeroing is
assumed), aging (+0.7%) and temperature (±0.03%).
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The resulting input voltage across the input differential amplifier
U4 is
AV = 2 •!_ -AR - +9.2mV
u ~~
The other source of drift is that due to temperature coefficient of the
output offset current in the phase detector. This voltage It
AV = AI • AT • R = +1. 7 mV
2. Differential Amplifier. - Resistor drift in the differential amplifier
affects the common mode rejection ratio. The drift is the sum of
aging (0.9%) and temperature (0.15%). The offset referred to the
input as found from an ECAP simulation is
AV = +1.75 mV
Temperature coefficient of the input offset voltage of the differential
amplifier amounting to +20 jjV/° C results in an equivalent net offset
over temperature of
AV = 20 x 10~6 x 30 = +0.6 mV
3. VCXO. - The specified drift of the VCXO is the sum of temperature
(1 x 10~4), power supply (0.5 x 10~4) and aging (1 x 10"4 tor one
year). This is equivalent to+3750 Hz.
4. Summary. - The VCXO is specified to have a minimum swing of
+19 kHz with +_14 V applied to its input. Transforming the equivalent
voltage drifts to output frequency swing, using the actual amplifier
and VCXO sensitivities (14.6 V/V, 28.7 V/V and 1600Hz/volt), we
find that the drifts are
1. Pilot tone uncertainty = + 3150 Hz
2. Phase detector drift = + 8450 Hz
3. Differential amplifier drift = + 1540 Hz
4. VCXO Drift - + 3750 Hz
Total = +16890 Hz
This is within the minimum pull-in range of 19000 Hz.
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c. Master Playback Clock Symmetry. - The master playback clock signal
is derived from the master clock VCXO, whose output is a sinusoid of
amplitude 1.0 Vpp (minimum). This waveform is applied to a long tailed
pair (Qj, Q2, Q ) for conversion to a square wave suitable for driving a
TTL gate. The symmetry of the master clock playback signal is specified
to be +5 ns (maximum). This symmetry is adjusted by controlling the
current through the tail in the differential amplifier.
The model chosen for analysis of the variation in switching times at the
output of the gate is shown in Figure 4-49.
Figure 4-49. Squaring Circuit Model
where I is the tail current, R the load resistor, C the interstage capac-
itance, V*-, the clamp diode voltage and V-p the gate threshold voltage.
Then, the transient equations are
V = (V H-V ) (l-e"t/RC) -V
on cc c c
V =V -IR(l-e"t/RC)
off cc___J
where V and V _. refer to the gate turn on and turn off transients,
on oil
Now, assuming a linear transient we find that
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VT + Vct = — -
on V + V
cc c
RC
off
and
dt
on
dtoft
=
=:
at
on
av.t
atoff
*
Vcc
dVT +
at
on
av
c
dV +
cc
dV +
c
*off
avT
at
on
av
cc
dV +
cc
dV
cc
*off
al dl
The worst case is found with the following circuit parameters:
V_ 1.45 +0.15 V
v
cc = 5 +0 .05 V
V = 0.6 V. + 0.06 V
c —
R = 510
C = 20 pF
I =12 mA +.0.6 mA
dtQn = +0.39 ns
dt -„ = +Q. 86 ns
oil —
To these figures must be added the propagation delay variation of the
output gate which is +1 ns. The sum is well within the specifications
and has been verified experimentally.
4.1.4.4.3 Conclusions. - The analysis has verified the ability of the master
clock to conform to specifications over extended periods of time and temperature.
Analysis of several components of the master clock, namely the power supply, pilot
tone extraction filter, and limiter are not included herein, since they are more di-
rectly related to the variable clock performance and as such will be reported upon
there.
196
4.1.4.5 Variable Clock Worst Case Analysis. - The input to the variable
clock is the 1.5 MHz pilot tone recorded simultaneously with the MSS clock. The
variable clock output, (1-3, 2-4 clock) is a 15 MHz signal used to strobe the MSS
data as it comes from the data decoder.
The design of the variable clock insures that the variable-clock output
conforms to the following specifications for the environmental conditions listed in
the worst case analysis criteria.
1.0 Output Long Term Stability — Sum of MSS clock and Spacecraft clock.
2. 0 Phase accuracy —±10 ns, DC to 5000 hz, > 100 us subsequent to head
switching, with ±100 ns Input phase transient, pilot tone S/N ratio > 41
dB rms/rms (5 kHz bw).
3.0 Output loading—TTL compatible, 10 unit loads.
4.1.4.5.1 Design Criteria and Performance. -
a. Introduction. - The variable clock Is designed to track, within prescribed
limits, the phase of the playback pilot tone. The pilot tone undergoes rapid
phase transients (as large as ±100 ns) at a 1250 Hz rate due primarily to
shoe errors In the headwheel panel. Following the transients, 120 us are
allowed in the MSS system for settling time (overlap period). The variable
clocks utilize this time to re-adjust their output phase to that of the pilot
tone. The noise bandwidth of the variable clocks are carefully tailored to
be the minimum required to achieve the desired phase accuracy, since the
pilot tone noise adds significantly to the variable clock output phase uncertainty.
The phase instability of the variable clock arises from the following
sources:
1. Pilot tone random noise.
2. Transients Introduced In head switching
3. Low frequency phase and amplitude flutter In the pilot tone.
4. Static .circuit drifts.
-The—design of the-variable-eloekis-such-asto-mlnlmlze_the_sumjof_the_
transient inaccuracy and random noise while maintaining the DC drifts
below a level which can be corrected by the phase correction loop
(see Paragraph 4.1.4.1).
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b. Pilot Tone Frequency Selection. - The upper limit on the pilot tone frequency
is imposed by the requirement that phase error in the variable clock PLO
should never exceed */2 radians, or a skipped cycle might result. If a
100 ns maximum shoe error is assumed, the resulting pilot tone maximum
frequency is 2.5 MHz. A second consideration is intermodulation of the
data by the pilot tone. From this standpoint, the pilot tone should be as
low a frequency as possible but 1.0 to 1.5 MHz is reasonable.
A third consideration is the phase jitter on the variable clock resulting
from the finite signal to noise ratio of the pilot tone. The output phase
jitter is inversely proportional to the pilot tone frequency, assuming pilot
tone signal to noise ratio indicating that the maximum pilot tone frequency
is most desirable. Consideration of all these factors led to a choice of
1.5 MHz for the pilot tone frequency.
c. Pilot Tone Extraction. -
1. Attenuation Characteristics. - The pilot tone is present at the equalizer
output with the FM MSS signal. The pilot tone extraction filter is used
to separate the pilot tone from this composite signal and to suppress
components of the FM signal so that jitter cannot be introduced into
the clocks by the FM signal.
The relative level of the pilot tone to the FM signal at the equalizer
output is shown in Figure 4-50.
Jitter can be introduced into the PLO around spurious response fre-
quencies of the phase detector. The most important frequencies are
noted on Figure 4-50 and constitute the 3rd, 5th and 7th order spurious
responses of the phase detector.
Experimental data on the phase detector indicates 30 dB rejection of
3rd order, 36 dB rejection of 5th order, and 40 dB rejection of 7th order
intermodulation.
Considering the FM signal as random noise and assuming a 30 kHz
noise bandwidth for the variable clock PLO, an input signal to noise
ratio of 48 dB is required to achieve one ns peak jitter in the PLO
output. Thus, each intermodulation component should be attenuated
so that the sum of the filter attenuator and phase detector spurious
rejection exceeds 48 dB.
The pilot tone extraction filter attenuation characteristics shown in
Figure 4-51 were synthesized using the foregoing reasoning. Its
attenuation is ample to reject every spurious at least 55 dB.
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2. Input Impedance. - The pilot tone filters are driven by emitter
followers with an output impedance on the order of 10 ohms. In
one instance, two filters are driven in parallel by one driver. The
input impedance of the pilot tone filters is of interest to assure that
undue loading of the drivers does not take place. (See Figure 4-52.)
3. Transient Response. - The lower limit on bandwidth of the pilot ex-
traction filter was selected on the basis of transient phase response.
In order to establish a feel for the result, a two pole bandpass filter
was analyzed. The response of the four pole filter was extrapolated
from this result due to the difficulty of an exact analysis of the more
complex filter structure.
The excitation to the filter was assumed to be of the form:
.:
 (
f(t) = sin topt - M (t-T) sin wpt + \i (t-T) sin (wpt + <t> ) (1)
This is a step change in phase at time T. The form of the output of
a two pole bandpass filter of center frequency coo and half bandwidth
a =coo/2Q is
Fo(t) = B e " a ( t ~ s i n / 3 ( t - T ) + /3T+(t~T)si |/ - )
+ A sin fu>p (t - T) + /3T + 1^ +
-Be~ a ( t ~T) sin [0 (t -T) + *2 + 0T+ * ] (2)
for t>T, let r = ii - T and collecting terms
f o ( r ) = A sin (cop T+
The desired output is sin (cop r + 4 ). In order to see the phase
error in fo ( r ), multiply by 2 cos ( OJpit + ^ + lAj) and examine the
low frequency terms. This is equivalent to examining the output of a
phase detector with a characteristic VOut = sin
Vout = A sin - *2 - Z Be" aTsin
cos (a) - / 3 ) T+ t, ~ ^o +• -^-\ (4)
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Figure 4-52. Pilot Tone Extraction Filter Input Impedance
202
If cop is within 10% of
Then
Sin ( < f > , - d> = 2e aTsin
is negligible and A = B = 1.
(Mcos (co -co )
 T
\2 / I P
Now substituting time displacement for phase since
> = co
 TP P
and letting
A = co. - w
co p o
The time displacement error is found to be
te = sin -1
co
cos
co T
(5)
(6)
Equation 6 is shown plotted for several pilot tone frequencies in Figure 4-53.
From this we see that in order for the phase to settle to within 1% we must
satisfy
If 20 us is allocated to the filter for settling time, then
co
o
Q
400 kHz.
The four pole pilot tone extraction filter which was constructed has
approximately this bandwidth. The phase transient response was measured
using a phase modulator and wide band phase detector, and was seen to
-agree reasonably-well-with-the-analytic-results-for the_two pole^filte.r.
(See Figure 4-54. )
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Figure 4-53. Settling Time Through a 2 Pole Filter to a Step Change in
Phase (Ts = 100 x 10-9)
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Figure 4-54. Pilot Tone Extraction Filter, Transient Phase
Response to a 100 Microsecond Step
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d. Llmiter. - Hie limiter serves to remove AM fluctuations from the pilot
tone which, if allowed to enter the phase detector, might introduce
phase jitter in the variable clock signal.
The limiter static transfer function is shown in Figure 4-55. The
limiter provides at least 20 dB of full limiting to the nominal pilot
level of 100 mVpp.
AM to PM conversion was tested by amplitude modulating a 1.5 MHz
signal generator with an audio tone. The measured jitter on the
variable clock output was less than 1 ns (peak) for modulating fre-
quencies up to 100 Hz with 50% modulation and a carrier level of
60 mVpp. Phase jitter was too small to measure below 30 Hz.
e. Phase Locked Oscillator. -
1. PLO Bandwidth. - The dynamic time base stability of the variable
clock is primarily a function of the PLO transfer function. Jitter
contribution from pilot tone noise is reduced with decreasing
bandwidth while settling time from shoe error excitation is
reduced with increasing bandwidth.
The frequency response of the PLO is determined by the parameter
6i?n (see Appendix C) and optimum performance is obtained by
choosing these parameters to yield minimum time base error
following the overlap period.
In order to determine the optimum parameters, an analysis of
contributory factors was made and the design optimized as dis-
cussed in the succeeding sections.
Additive Noise. - Additive random noise Enp associated with the
playback pilot tone, Egp causes a perturbation of the pilot tone
zero crossings resulting in short term phase jitter of the pilot
tone and of the variable clock output. A simple model for this
phenomenon is shown in Figure 4-56.
If the ratio ESp/Enp is high (the case of interest), the phase
jitter of ES can be simply written as:
sp
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Figure 4-56. Phase Jitter Model
where Esp is the signal peak amplitude and Enp is the noise
peak amplitude. This can be converted to time jitter by
noting that
n
F
P
where tn is the time jitter and Tp is the period of the carrier.
Combining (1) and (2), the required peak signal to peak noise
ratio to achieve a peak time jitter is
E
sp _
np & tp n
(2)
(3)
Since signal to noise ratio is frequently measured as peak signal
to RMS noise, and considering narrowband noise, the RMS noise
amplitude is
E = E
n np
and
t =
n Sf) (4)
This equation is shown plotted in Figure 4-57 for a 1.5 MHz pilot
tone frequency.
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Figure 4-57. Signal to Noise Ratio vs Induced Time Jitter
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The effect of the PLO on the signal to noise ratio is found with the
assumption that the input noise spectrum is flat within the PLO
bandpass. The PLO noise bandwidth is given by
Bn = \ « [24 + ~-\ Hz (5)n & n i. *st J
The pilot tone signal to noise ratio is commonly calculated from a
slot noise measurement. Assume that the noise is measured in a
slot Bs Hz wide. Then, combining (4) and (5), peak time base jitter
tn'; at the PLO output is given by:
t '
n
where Esp/En is the peak signal to rms noise ratio in a slot Bs
Hz wide. This equation is plotted in Figure 4-58.
Note that the PLO output phase jitter can be reduced to arbitrarily
low values independent of the input S/N ratio providing the band-
width of the PLO is reduced to zero. The PLO bandwidth, however,
cannot be reduced without limit because the PLO must follow the
phase transients introduced by head switching. This is discussed
in the following section.
Transient Response. - Each time a playback head comes in contact
with the tape, a step phase discontinuity as large as ±100 ns may be
introduced into the pilot tone and data. Since the variable-clocks, of
necessity, have a much lower bandwidth than the data channels, a
phase disturbance is generated which advances or retards the variable
clocks with respect to the data.
The head overlap time which follows the transient is utilized by the
variable clocks as settling time. The overlap time is 120 us. The
variable clock has been allowed a settling time to 1% of 100 us to
allow for tolerances in the variable clocks and overlap time.
The PLO response to a step change in phase is derived in Appendix C,
and some typical normalized responses are shown in Figure 4-59. Of
210
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Figure 4-58. PLO Output Peak Jitter
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significance is that the normalized settling time to 1% is much
smaller for large values of £ (damping factor) although for
very small errors, low damping factors are desirable.
Optimization. - Optimization of the variable clock involves choosing
mn and ^ in such a way that the PLO noise bandwidth is minimized
while insuring that the settling time is sufficiently short.
The optimization was carried out by using calculations of normalized
settling time as a function £ and assuming a specific accuracy re-
quirement 100 us following the phase excitation. Figure 4-60 is
the outcome of this calculation, indicating a preference for an over-
damped system for the case where a finite but small Inaccuracy in
the response can be tolerated.
With Figure 4-60 as a guideline, a worst case analysis was conducted
to determine the transient response as a function of component
tolerances and drifts. This analysis resulted In the selection of
">n = 4000 rad/s and £ = 6 for the nominal case. The noise bandwidth
Is 24 kHz for these parameters, resulting in a peak phase jitter
(44 dB peak/rms pilot tone signal to noise ratios) of
t = — =-== — zr = 2.13ns.
n E B
The transient phase error as a function of time is shown in
Figure 4-61 for an assumed input phase transient of 100 ns. These
curves were experimentally verified.
2. PLO Velocity Constant. - The velocity constant (Appendix C)
of the PLO Is the open loop gain of the loop at a frequency of
1 rad/s. It Is found from an analysis of the PLO drift (see
Paragraph 4. 1. 4, 5. 2) that the velocity constant of the loop
controls the phase accuracy of the variable clock If VCO drift
should occur. The expression for the phase drift Is
* = IT \ —K \w
v x c
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Figure 4-60. Locus of Points Satisfying Transient Accuracy
for 100 Microsecond Settling Time
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It has been determined that a drift of 1.325% should be ascribed
to the VCO (long term and temperature). Therefore, in order
that the phase drift be held to within that which can be corrected
by the third loop a bound on K is established. It is
choosing At = 6 ns, we have
6K > - = 2 . 2 x l 0
v -96 x 10
3. Low Frequency Accuracy. - The phase accuracy at low fre-
quencies was found previously to be (see Paragraph 4. 1.4. 4. l.b)
At = T,, —
where
n
The variable clock parameters yield
2/J
\
x
4000
therefore the selection of wn is compatible with the low fre-
quency accuracy requirements.
4. PLO Transfer Function. - The PLO open and closed loop transfer
functions are shown in Figure 4-62. A summary of the pertinent
parameters utilizing the model of Appendix A is given below.
T = 0.153 seconds
T = 0. 003 seconds
Z
= 2.45x 106
a = 4000 rad/s
n
The pull in range is :
1 1 / 2 'f « JL (4£KN« ) « 770kHzp 2ir s n
It is actually limited by the VCO swing to +400 kHz.
Gain margin = 20dB
Phase margin = 80°
4.1.4.5.2 Worst Case Analysis. -
a. Variable Clock Phase Stability. -
1. Pilot Tone Extraction Filter. - The nominal phase shift through
the pilot tone extraction filter is zero degrees. Drift in the
inductor or capacitor values will cause a change in the phase
shift which will result in a phase inaccuracy in the variable
clock output. The worst case phase shift was computed using
a stability of .+1.5% for the inductors and 0.25% for the mica
capacitors. The ECAP simulation indicated a worst case phase
instability due to aging and temperature of +6 ns due primarily
to the three coils in the filter.
PLO Static Phase Stability. - The variable clock outputs are
adjusted to the desired phase with respect to the data at system
test. Drift of these settings will take place due to temperature
and aging of the components in the PLO circuits. The relation-
ship between the component drifts and the variable clock phase
inaccuracy is developed here.
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Let o>o be the variable clock output frequency and u>c the center
frequency of the VCO. Using the model of Figure 4-63 we have:
Figure 4-63. PLO Model
dtp
= o> + Au = —-
o c o dt
but
ti, K K + Awd 2 3 c
. . w = u» t
o c c
/ & \
I "I
r^in N / . idK2K3
_2 + <rt - =
 w + + (O + KKdt oN c "c inK d 2 3
In the steady state d<p /dt ->-0 and ignoring the steady state
phase we have
K/N
but
wo*d
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where t. is the timing error.
/*"c\ N
 + VI
VJK "ckl
Thus, the timing error drift is related to the component
drift and broken down into that due to the VCO drift and that
due to the PLO drift referred to the phase detector output.
Voltage Controlled Oscillator. - The VCO is a clapp oscillator
using a varactor diode for frequency control. The oscillator
has been extensively tested for reliable starting and frequency
stability over the temperature range.
The transfer characteristics of the oscillator are shown in
Figure 4-64. Curve A is the basic sensitivity characteristic.
The sensitivity of the VCO varies over a considerable range
and, at large negative input voltages, actually increases by a
factor of 2 to 3. This increase in sensitivity reduces the
Nyquist stability of the PLO and interferes with frequency lock.
The addition of a diode shaping circuit alters the transfer
characteristic to that shown in Curve B, eliminating the
problem.
Drift of the VCO center frequency results in a compensating
phase drift in the PLO. Also, the drift places restrictions
on the PLO pull in range. For these reasons, the VCO drift
must be minimized. Extensive temperature testing of the
VCO indicates a worst case temperature drift of +_ 0. 35% over
the ERTS temperature range. To this figure the aging
characteristics of the frequency determining elements must
be added. This is developed in Table 4-16.
TABLE 4-16. VCO WORST CASE DRIFT SUMMARY
Frequency
Determining
Element
Mica Capacitors
Tubular Capacitors
Coil
Temperature
Total
Aging
Tolerance
(in$
+ 0.25
+2
+1.5
Resulting VCO
Frequency
Drift (in %)
+0.1
+0. 125
+0.75
+0.35
+1.325
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Figure 4-64. Oscillator Transfer Characteristics
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PLO Drift. - The PLO long term drift including temperature
is computed in a manner identical to that employed in the
master clock. The four principle sources of drift are
identified in Table 4-17.
TABLE 4-17. PLO WORST CASE DRIFT SUMMARY
Parameter
Phase Detector Offset Current
Temp coefficient (±180 nA/°C)
Phase detector load resistor
aging and temperature (±1.2%)'
Differential amplifier
resistor aging and tempera-
ture
Differential amplifier tem-
perature coefficient of offset
voltage (+20 mV/°C)
Total
n ; (in mV)d
+1.7
+15
+1. 75
+0.6
+19. 1 mV
3. Summary Phase Drift. - The contributions of independent
sources of variable clock phase uncertainly are tabulated
in Table 4-18, Since these contributions are statistically
independent and are themselves generally composed of
several independent contributions, the rms phase uncertainty
is probably a better measure of worst case phase uncertainty
than the absolute sum of contributions. Both figures are in-
cluded in the tabulation.
TABLE 4-18.
Source
Phase Extraction Filter
AM to PM Conversion
Pilot tone' noise
Transient Error (120 usec.)
Low Frequency Flutter
Inaccuracy
PLO Drift
VCO Drift
Total Absolute Worst Case
Total RMS Worst Case
Peak Phase Uncertainty
Worst Case (in nanoseconds)
+6.0
+0.5
+2.13
+1.5
+0.6
+5.2
+5.5
+21.4
+10.3
nanoseconds
nanoseconds
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b. Worst Case Transient Response, - Minimization of the PLO noise
bandwidth implies that the PLO settling time is adjusted to the
greatest that is tolerable. The worst case settling time is cal-
culated so that the nominal values can be chosen with assurance
that the worst case settling time does not exceed tolerable levels.
Transient response will change due to gain changes and time constant
changes: . .
Loop Gain Changes* - Initial tolerance and aging
Phase detector drive voltage - +8%
Phase detector gain +3%
DC Amplifier +4%
DC Amplifier ±4%
VCO Sensitivity ±15%
Total 134%
Time Constant Changes. - Initial and aging
Resistors .each+1.9%
Capacitor C ±15%
The above information can be used to calculate the changes in
parameters to and £. These are shown in Table 4-19 assuming
nominal values of u = 4000, £ = 6 and Ky = 2.45 x 106
TABLE 4-19. TRANSIENT RESPONSE SUMMARY
Parameter
Kv
n
6
1% settling
time
B
n
t
n
(44 dB
P/rms)
Nominal
63.3 x 10
4950
rad/s.
7
60 ns
34500 Hz
2.58
Deviation
- +
2.45 xlO6
4000 rad/s.
€
8 pi nq
24000 Hz
2.13 ns.
_
1.6xl06
3040
5
131 ns
15500 Hz
1.7 ns
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c.
It can be seen that the choice of the nominal values assures proper
operation in the extreme worst case.
Frequency Lock. - The PLO must be designed so that frequency lock is
achieved under all conditions.
For this calculation we assume the maximum VCO and PLO drifts
and include the initial tolerances on the components. These are
tabulated in Table 4-20.
TABLE 4-20. WORST CASE FREQUENCY LOCKS CONDITIONS
Source
VCO Drift
PLO Drift
Initial Tolerance
VCO Af (kHz)
+200
1180
1330
The pull in range of the variable clock is .+400 kHz. With the addi-
tion of frequency offset due to initial tolerances, the sum of the
frequency offsets exceeds the pull-in range. Therefore, correct-
tion of the initial offsets is necessary and Jias been provided with
a potentiometer adjustment. The resulting sum worst case
drift is less than the pull-in range.
4.1.4.6 Worst Case Analysis for Mater Clock, Variable Clock and Decoder
Power Supply Regulator. - Worst case analyses of the series pass and shunt voltage
regulators used on the Master Clock, Variable Clock and Decoder Boards are covered
in this report.
A conventional series pass transistor regulator type is used to derive ±15 volts
from the ±22 unregulated input voltage, with the exception of the +15 volts on the Master
Clock. Shunt regulators are not used since zener diodes larger than one watt would
be required. Further, the temperature coefficient of 15 volt zener diodes is much
higher than iseners in the 6-8 volt range. Extremely tight voltage regulation is not
considered necessary; therefore no voltage reference amplifiers are included in the
regulators.
Shunt zener regulators are used for all five volt supplies and one +15 volt
regulator; the regulation provided is considered adequate for the circuitry involved.
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4.1.4.6.1 15 Volt Series Regulator Worst Case Analysis. -
Introduction. - The 15 volt regulator of Figure 4-65 is used to derive +15 or
-15 volts from the , +22 volt and -22 volt system supplies. Each regulator consists of
two zener diodes, series connected, as a voltage reference source for the base of the
series pass transistor Q. Quiescent current for the zener reference is derived by
connecting a resistor Rg to the 22 volt unregulated input. A second resistor, RC,
is used in series with the collector of Q to reduce dissipation in Q.
1. Design Considerations. - The same basic regulator is used
for botii +15 volts and -15 volts; a 2N2219A is used for the
+15 volt series pass transistor and a 2N2905A for the -15
volt regulator. Two zener diodes are used in series as the
voltage reference to minimize the voltage temperature co-
efficient. The 2N2219A and 2N2905A are high beta transistors
to minimize the effects of current changes in the zener refer-
ence due to base current changes.
2. Summary. - The worst case analyses include worst case
dissipations of Q, RC, RB, CR1, and CR2 since these are
the limiting items.
b. Worst Case Analysis. - A typical schematic is shown in
Figure 4-65. All parameters of interest are indicated by two
values separated by a bar, the upper value being the maximum
and the lower the minimum. All limits include the worst com-
bination of aging, temperature and tolerances. Specifically,
the limits for V, include temperature variations of +0« f.2.L -O.oo volt
Maximum dissipation in RB must be less than 125 mW and will
occur when, the reference voltage is a minimum, Vjj^ is a maxi-
mum and RB is minimum (assuming 1^ negligible)
"V - V + V
T - IN n M - 23-13-9 = 9-^ = 11 4 mA1
 ~ II ~ 800. 800 n '4mA
P • = (11. 4)2 x 10~6 x 8 x 102 = 103. mW < 125 mW
R-B - : --- : --- - -- - ;
which checks.
CR2 is limited to a dissipation of 200 mW under the same condi-
tions, while the dissipation of CR1 may be 250 mW.
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Figure 4-65. 15 Volt Series Regulator Schematic Diagram
P__, = T V,, , = 11.4 x 10"3 x 10.66 = 121 mW < 250 mWOKI Zl
=1 V_0 = 11.4 x 10~3x 3.19 = 36mW<200mW
The dissipation in Rp and Q has been calculated for the specific values
ofTL and I and R used on each module, as tabulated in Table 4-21.
All stress values are within the required limits.
TABLE 4-21. SERIES REGULATOR DISSIPATION
Module
and
Voltage
Decoder +15
-15
Variable
Clock +15
-15
Rc(tol)
Ohms
90
- 74
15
61
110
90
Retype)
No
RLR07
RLR20
RLR07
\
(mA)
tUsed
27
28
9
!L
(mA)
14
14
3
PQ(mW)
215
230
82
PRC(mW)
66
59
9
226
TABLE 4-21. SERIES REGULATOR DISSIPATION (Continued)
Module
and
Voltage
Master
Clock +15
-15(C)
-15(D)
Rc(tol)
Ohms
69
55
75
61
Rc(type) TL
(mA)
Not Used
RLR20
RLR20
25
30
TL
(mA)
20
20
PQ(mW)
212
243
PRC(mW)
43
68
Maximum dissipation in Q occurs when V and R are minimum
and I_ and V_.T are maximum.
The voltage across R under these conditions isc
VRC
The collector to emitter voltage of O is then:
~V = "V - V - VCE IN RC
Maximum dissipation in RC occurs for T. and R^ as noted in
the table.
The maximum value of RQ is a function of VIN, VL, I, , and
as follows. "
VIN - *
 V
CE =
°
Using the appropriate values of
21 - rR - 1.5 - 16.2 = VIN
, and
-
 VCE
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or
and
"TJ - 3.3
°"^
For the Decoder -15 V Regulator,
For the Variable Clock +15 V Regulator,
S- . M|«! .
 m > 75
For the Variable Clock -15 V Regulator,
E~ = %3- = 366>110
c* y
and for the Master Clock (-15 Regulators),
-15(C);R~ = %£ = 132 > 69
u zt>
-15(D); R~ = -^ = 110 > 75
All values check for the inequality shown.
4.1.4.6.2 5 Volt Shunt Regulator. -
a. Introduction. - The +5 volt and -5 volt supplies are derived from the
+8 volt and -8 volt system supplies. Total power requirements are
small enough to allow the use of a less complicated shunt regulator
rather than a series transistor type used in the +15 volt supplies.
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1. Design Considerations. - A schematic of a typical regulator is
shown in Figure 4-66 along with maximum and minimum
parameter values. Rg, V and I_ values are a function of a
specific regulator design.
Worst case design requires that two sets of conditions be met.
One condition is that the zener diode current never be zero.
Another is that all components be within me maximum power
ratings required for reliability. Since maximum power dissipa-
tion is involved in the calculations the design problem could
not be handled by ECAP analysis. However, a FORTRAN pro-
gram was written which performed calculations for the nine
shunt regulators involved in the three board types. A flow
chart of this program is presented in Figure 4-67. A summary
of critical regulator parameters is shown in Table 4-22.
2. Summary. - Worst case analysis was performed to determine
minimum zener current, maximum dissipation in Rg and the
zener diode and maximum and minimum load voltage V.
Figure 4-66. 5 Volt Regulator Equivalent Circuit
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Read Diode Parameters
Dynamic Resistance
Min. And Max. Voltage
Read Input Voltage
Min. And Max.
Read;
Min. And Max. Load Current
Selected Series Resistor
Min. And Max. Values
I
Compute Worst Case
Min. And Max.
Output Voltage
I
Compute Worst Case
Maximum Input Current
1
Compute Worst Case
Max. Power In Series Resistor
And Note Resistor Value
Compute Worst Case
Max. Diode Power
Assuming R = 0
1
Compute Worst Case
Min. Diode Current
Print
Figure 4-67. Flow Chart, Regulator Analysis Program
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TABLE 4-22. SHUNT'REGULATOR DISSIPATION
Module
Decoder +5A
-5
-5A
Variable
Clock +5
-5
Master
Clock +5A
+5B
-5
Rs
Ohms
90
73
90
73
62
50
56
46
110
90
90
73
90
73
90
73
Retype)
RLR20
RLR20
RLR20
.
RLR32
RLR20
RLR20
RLR20
RLR20
Rating
(mW)
250
"
250
250
500
"
250
-
250
250
250
b>-
2
3
3
14
7
3
1
3
lc
22
18
30
23
12
20
23
20
"
'c
13
15
16
11
5
15
13
12
PD
224
222
330
366
187
222
224
225
PD
Rated
500
500
500
500
500
500
500
500
PRS
159
157
212
212
127
157
159
157
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4.1.4.6.3 +15 Volt Shunt Regulator
a. Introduction. - This regulator is used to supply load currents of 3 to 9 mA
on the Master Clock board at +15 volts which is derived from the +22 volt
system voltage. The small amount of current required permitted the use
of a shunt regulator rather than a more complicated series regulator.
1. Design Considerations. - The regulator uses a series resistor and a
series combination of a 1N749A and a 1N941B as the regulator ele-
ments. These diodes are also used as a reference in the 15 volt
series regulators. The equivalent schematic is shown in Figure 4-68.
Worst case dissipation of components was calculated by modifying the
program used for the 5 volt shunt regulator design. Woifet case power
for Rg = 430 ohms nominal is 190 milliwatts. Rg is a type RLR32
with a rating of 500 milliwatts.
Maximum dissipation in the composite zener diode is 265 milliwatts
, at a diode voltage of 14. Subtracting the minimum voltage of the
1N749A from 14 volts gives a maximum value of the 1N941B voltage
as 10.7. The 1N941B dissipation is then 19 x 10.7 =204 milliwatts
and the 1N749A dissipation is 61 milliwatts.
V --
"
VOLTS
/</.0 VOLT 3
Figure 4-6 8. +15 Volt Shunt Regulator
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4.2 Narrowband Channels
The design of the narrowband channels has not changed materially since the
definition of the original performance specifications. However the specific uses and
detailed formats have recently been identified. The paragraphs that follow delineate
the final system configurations and uses.
4.2.1 Auxiliary Track. - This channel will now be used to record a 1 kb digi-
tal data encoded in a split phase format. For this reason it has been decided to ac
couple the input and output amplifiers of the system, thus eliminating any danger of
accumulating dc drifts that might be present in the record/playback system. Some
slight changes in signal levels /impedances were also incurred, which would enhance
system compatibility. (See Figure 4-69.)
The Auxiliary Channel amplifier is a linear channel using an FM carrier sys-
tem. The input signal at a level of 6.0 volts peak-to-peak is ac coupled through an
emitter follower to the frequency deviable multivibrator, which has a nominal fre-
quency set at 32 kHz. A signal level of +3.0 V will decrease the frequency to 22 kHz,
while a level of -3.0 V will increase the frequency to 42 kHz.
The output of the multivibrator is .coupled through an emitter follower to an 1C
flip-flop which divides the frequency of the signal in half and insures a symmetrical
square wave output. This square wave is applied to an amplifier and gating circuit
which controls the bi-directional recording current of +2 mA, -2 mA which is applied
to the head. The current drives the head into magnetic saturation in both directions on
alternate cycles so as to erase any previous magnetization history and provide new re-
corded information.
The signal thus generated is then transmitted to the Transport Unit. The pur-
pose of the auxiliary channel preamplifier is to switch the auxiliary head to its record
amplifier when the circuits is in the record mode, and to the preamplifier when in the
playback mode. The preamplifier proper amplifies the playback signal from the head
sufficiently for retransmittal to the Electronic Unit, The amplifier bandwidth is also
adjusted to minimize spurious noises that may be coupled into this channel. The pre-
amplifier circuit was reviewed in the Design Study Report, Vol. 1.
The Auxiliary Channel playback circuit comprises subassembly AS of the Elec-
tronics Unit. (See Figure 4-70.) The signal from the preamp with a level of 0.5 to
2 . 0 V peak-to-peak is applied to a two stage limiter with 50 to 60 dB of limiting. The
two phased outputs of the limiting circuit, operating at a nominal frequency of I
is applied to two inputs of an 1C one shot multivibrator whose output pulse width is
approximately 10.6 us at twice the frequency. The fixed pulse with signal frequency
varying at the information rate, is dc coupled through RC filters and two 1C operational
amplifiers to retrieve the modulating signal at a 1.5 V peak-to-peak signal level. The
external load is ac coupled to eliminate possible dc signal drifts.
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Figure 4-69. Auxiliary Channel (Record)
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Figure 4-70. Auxiliary Channel (Playback)
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Since the Auxiliary Channel will be used exclusively for digital signals, it is
planned to test this channel with typical signals, ft should, however, be re-emphasized
that this channel is basically an analog channel and thus contains no re-clocking or
re-generating facilities. Therefore, any deviations in the input signal will be corre-
spondingly reproduced in the output signal. Digital signal circuit performance is
shown in Figure 4-71.
4.2.2 Search Track. - The purpose of the Search Track is to permit the lo-
cation of the tape within the recorder system.
The design of the Search Track playback circuit is based on two pre-recorded
tracks, one carrying logical 1's and the adjacent track carrying logical O's. A pulse
repetition rate of 1000 bps has been determined for the ERTS recorder system, when op-
erating at low tape speed. The output signal will be in form of a three level RZ format
to allow self-clocking of the intermittent data when operating at both speeds. The
word format will be a binary coded decimal word repeated in a mirror image so that
simple decoding equipment can be designed that will identify the location of the tape
irrespective of the direction of tape motion. A 15 bit word (30 bit total) is used so
that an unambiguous word can be recorded at every six inches of tape length. A de-
tailed description of the coding and word format is given in Figures 4-72 and 4-73.
V = 0. 5 V/cm
H = 500 a/cm
500 Hz SQUARE WAVE
V = 0. 5 V/cm
H = 200 a/cm
I KHz SQUARE WAVE
Figure 4-71. Auxiliary Track Circuit Performance (Back to Back)
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••0"
TRACK-
"1"
TRACK.
15 HITS 1'ER 4 CHARACTER BCD WORD
EACH WORD RECORDED FORWARD AND REVERSE
30 BITS PER WORD CROUP
PRKAUP
-^iii
-*-i
ONE SHOT MV
bOM3
ONE SHOT MV
• 50 MS
JT.
JT.
B
a
5;
o
600
LOAD
— *ui
I I I
!; .
Jj "U" SEARCH
i ."1" SEARCH
TJIACK |J ( 1
TltAt:K | [j
EACH WORD GROUP 6 INCHES APART ON TAPE OR
WORD RATE = 2. 0 Hz IN RECORD, PLAY (LS)
= 8. 0 Hz IN FWD OR REWIND (HS)
USE MOST SIGNIFICANT BIT (MSB) IN THE
15 BIT BCD WORD IS FIRST.
"0"
*0. 75V
-0.75V
1 IT1B
•V01,TA(;E TCU.KIIANCK: » 75 mv
iaSK TIME Oil KAI.L TIME:
5(iSKC M A X I M U M
SKiNAL FORMAT
a. Coding
BCD
1
2
3
4
5
6
7
•8
9
10
11
000000000000001100000000000000
000000000000010010000000000000
000000000000011110000000000000
000000000000100001000000000000
000000000000101101000000000000
000000000000110011000000000000
000000000000111111000000000000
000000000001000000100000000000
000000000001001100100000000000
000000000001000000001000000000
000000000010001100010000000000
NOTES
1. Low BCD numbers will appear near
the beginning of tape. High BCD
numbers will appear near end of
tape.
2. BCD No. 1 will occur ahead of the
secondary beginning of tape. Thus,
under normal operating conditions,
the BCD code will start at some low
B CD number other than 1.
200 000001000000000000000000100000
5999 101100110011001100110011001101
b. Format
Figure 4-72. Coding and Format
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Figure 4-73. Search Track System
Schematic Diagram
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The playback signals derived from the magnetic heads are amplified in two
preamplifiers. Here the signals are band limited to minimize noise interference and
amplified for transmission from the Transport Unit to the Electronic Unit.
The playback signal pulses are then applied to two one-shot multivibrators set
for 50 us duration pulses. The outputs of the 1's track one-shot and tie O's track
one-shot are combined to obtain an output which is a 1.5 V peak-to-peak, three level
RZ format. ;
4.2.3 Auxiliary Track Worst Case Analysis. - :
NOTE: This analysis was made on the subsystem shown in
Figures 4-69 and 4-70, which has since been redesigned
to incorporate dc coupling. Although the results of the >
analysis are still generally applicable, values given here may
differ from those in Paragraph 4.2.1.
The auxiliary track subsystem in the recording equipment consists of the following
functions: (a) FM Modulator; (b) Head Driver; (c) Playback Preamplifier; (d) FM
Limiter; (e) FM Discriminator; and (f) Output Filter Amplifier. Each of these func-
tions, plus the supporting power supply regulator filters, etc. are an integral part of
the two subassemblies comprising the subsystem. The analysis of the input and the
output circuits was made in reference to the functional diagram (Figure 4-74).
The main task of the analysis, using the criteria of Appendix H, was to show
that the auxiliary track circuits will satisfy the performance requirements, which
are summarized in Table 4-23.
4.2.3.1 Record Assembly Analysts
a. Auxiliary Track Input Buffer (Q102). - The purpose of this stage (Figure
4-75) is to provide a high input impedance to the input line and to supply
a signal drive to the FM modulator.
Assuming B ^  50
Input impedance at the base of Q2
= 4.64k-ohms-(l_+-B)£_235k_ohms
Zin
10 (5.62+ 21.5)
37.12
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TABLE 4-23. AUXILIARY TRACK PERFORMANCE SUMMARY
Parameter
Input Impedance
Input Amplitude
(Zg = 600)
Signal (BW)
FM Carrier (Nom . )
Carrier Deviation
Worst Case Drift
(Input to Output)
Specified Value
6 k (min.)
1 . 5 V pp (max . )
5 kHz (max . )
'
—
y • .
Calculated Value
7. 3k (min.)
l .SVpp (max.)
5.1 kHz
15.9kHz
±5. 5 kHz
±203 mV
Measured Value
—
l .SVpp
5.0kHz
16.0kHz (adj.)
±5 kHz
•'. -,- -.
Thus, if the available open circuit source signal is 1.5 V pp, the resulting
input
The loading does not constitute any difficulties because the FM modulator
was designed t<fabsorb effects of nominal loading. The worst case load
variations are primarily those of R4, R5 and Rg, all RNR55C type with
a combined EQL tolerance of 0.24 ±0.175% which will contribute a negli-
gible drift in, the overall consideration of the Auxiliary Channel output,
3.16K($0)
Note: Reference designators have been reduced by 100.
Figure 4-75. Input Buffer .Circuit
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Capacitor C3 is used to filter out an occasional high frequency disturbance.
The effective pole which it introduces in conjunction with the resistive
components of source resistance Rg, R4, R5 and Rg is at:
f = 2;rReg.
27r(5.2)103(10"9)
g
= 30kHz
Which is sufficiently beyond the required high frequency response of the
Auxiliary Channel.
b. Power Supply Regulators (Q103, Q101). - The two power supply regula-
tors are identical in design, except for output polarity; therefore, only
Q103 shall be considered (see Figure 4-76).
1 /» ^^ A '
V
22Vr—M/V
• • • • • V " < s + i ) • '
a R2
>0 • .. 680
V _ /v»• rr- <
* •-*- T 1 ^
'7^12 VZ 1^1T-> p l . • ^
z mA For B - 50
8.V • :
f 51-
1
— » ^
2 0CR^-
"5.1 vz .' ; ' 369J1- '
2 MA.
Note: Reference designators have been reduced by 100.
Figure 4-76. Power Supply Regulator
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Input to reference diode VR4 is preregulated by the 12 Vdc VR1; thus, the
worst case current through the VR4 branch can be calculated as follows:
v - v - vRl R4 CR2 • '•
R2
If
Tf= 150
Urns, the total change of current through VR103 is 11.5-7.1=4.4 mA.
The degradation of regulated output Vj for the 4.4 mA change of 1% was
estimated as negligible by measurements. The effects of the initial tol-
erances upon the regulator's output, arid its influence on the modulated
frequency of the auxiliary track channel are adjusted out by R115 (see
Figure 4-69) on the 1A19 subassembly. A factor which may cause a fre-
quency drift is the characteristic tracking with temperature between the
CR102 and the VBE of Q103 with temperature. Laboratory data, however,
substantiates that the bias variation supplied to the modulator does not
degrade performance of the overall subsystem below the specified limits.
Frequency Modulator (Q104 through Q107). - The auxiliary track modula-
tor is presented schematically in Figure 4-77 for the purpose of discus-
sion and analysis. Several ECAP attempts were made using three differ-
ent transient models to prove that the modulator will start upon the appli-
cation of power supplies. These have failed because of complexities
associated with the modeling, and deficiencies in specified parameters
required in the transient semiconductor modeling.
As a result of the computer transient analysis, however, a need for a
starting device to cause oscillation became apparent and a 12 picofarad
starting capacitor has been added to force Q4 and Q7 to ON and OFF
states respectively.
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Figure 4-77. Auxiliary Track Modulator
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The frequency deviation analysis of the FM modulator due to the input sig-
nal and the drift of its components is given in reference to Figures 4-77
and 4-78.
In summary, the ON-OFF intervals of Q4 and Q7 determine the output
frequency of the modulator. Transistors Q4 and Q7 are operating in the
astable multivibrator mode between cutoff and saturation by means of
regeneration via C6 and C7. Q6 and Q5 of the modulator are used as cur-
rent control devices operating between cutoff and the active region to
supply charging currents and the base drives during the OFF intervals of
Q7 and Q4 respectively.
The turn OFF action is affected by a negative base current supplied to Q7
by Q4 and vice-versa, and through the degeneration of the positive base
current provided by the controlling Q6 and Q7 . Using the equivalent cir-
cuit model of Figure 4-78, an equation may be derived to describe the in-
stantaneous frequency of the modulated auxiliary track.
The derivation of one half of the period is undertaken with the assumption
that the other half of the period is negligibly different. To compute the
overall frequency drift, equation 1 was differentiated to determine the drift
contribution by each parameter in the equation.
Thus, by partially differentiating equation 1 for the modulating frequency,
an estimate of the drift contribution can be summarized as follows V
Nominally
2 C (Rn +R •) = 2(10~9)(3.16 +1.47)103 = 9.21 us7 25 26
Center Frequency (Equation 1 )
1 . 7 + 0 . 7 - 0 . 7 l=
o 9.21 jl. 7 +5.0 -0.2 - 0.7) 9.21(5.8)
Frequency Deviation
-AV—= ±OT6-volts-in
9.21 5.8
.249
A T « f AT7
•f
Figure 4-78. AuxUiary Track Modulator Drift Model
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Drift Derivatives
DF
°-
585
!
CDR+RDC)
RC2 )
Af 0.585 JAR AC\_ - JAR AC
AfO ' ~ RC t R c r f O \ R C
EOL and TEMP
$^-Z ±0.005 =^±0.5% —• = ±0.005.= ±0.5%
x\ C
= 31.8 (±0.01) = ±318 Hz
Nominally
V, = 0.6 V-4 = 0 . 7
to .- d .
V = 1.7 C? = 1000 pF
V = 5.0 R = 3.l6kohms
Z ^U
V E = 0.2 R0^ = 1.47kohms
2 . Drift component due to AVBE
Specified temperature coeff. -1.8 mV/°C
for AT = ±30 °C from 25°C AV_.., = 54 mV
BEb
6 ±AVBK 610 P ±0.054x10
— (±1 • O
=— 9i . 21 -- 5 ~8 - - 5376
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3. Drift components due to AV£ ...
Temperature 1N751A 5. IV ±0.03%/° C => ±0.045V
Assume compensating of Q101 by CR101 (see Figure 4-69)
Track within ±0.005 volts over temperature »±0.005V
Tot AV2 = ±0.05
A 1°6
'<> "9.21
1.7 AV,2
V2 - VCE7 -
4. , Drift due to AV^ can be excluded from consideration because
AVjjg. This may be concluded from steady state conditions of ON/
OFF regions. (See Figure 4-78.)
5. Drift due to AV-^ is negligible since V^ controls both AV and AI and
appears in either denominator and the numerator of equation 1.
6. Drift component due to AVCE at 0.1 mV/° C = ±3.5 mV
A 106q. 7)(±0.0035) _„
\ = 9.21 (33.8) = ±38'5HZ
Total Worst Case Afo = ±1.63kHz.
Referred to the output via the discriminator and output active filter:
Discriminator Output (V-|)
AVl = A (At) (Afo) = 65 millivolts
where A ^> pulse amplitude
= 4.0 volts peak (meas.)
At => pulse width
= 10 ms nom. (meas.)
Af ^ FM carrier drift
0
= ±1. 63kHz
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From the ECAP sensitivity computations (Figure 4-79, sheet 5,
output Node 9) of the active output filter relative to input Branch #1
is:
av_ v
£•=. 17.5 mV/1%av .100
Thus: V- = 1.28V => Voltage source in Branch #1 (see Figure 4-79,
sheets 1 and 3)
, 17. 5 (±65) (100)
 = ±89mv
9 1280
d. Divide by two Driver (Q108). - This stage (Figure 4-80) is used as a non- 'V
inverting buffer to prevent loading upon the modulator and to affect a drive
capability of the SN5472J multivibrator. A limiting z'ener. diode (VR105)
which appears on the schematic drawing has been deleted as superfluous. ;
• . •• . • ' * ' - ' '- • '
T = {R20 + [R21 | | R22]} • 09 = 34. 8 X 103(lOr7) = 3.48 ms
FL = I7r- = 45'6HZ
v
B8 151 2
For VRR = 4.5 volts Q8 is OFF and a sufficient I2 is supplied to affect
a "high * input state of SN5472J. .
But for VB8 = 1. 7 - 2. 8 = 1.1 volt, Q8 is saturated, essentially clamping
its emitter to ground. Trigger ON or a low state current l^ is now sup-./.
plied in excess of the required worst case 3. 5 mA margin.
Divide by two Flip-Flop (Z1-1A19). - Zl is a J-K master-slave flip-flop
whose function in this case is to divide the frequency of the resulting FM
signal. The output of the SN5472 is quite capable of supplying 10 unit
 ; '-
loads or approximately 10 mA, which is more than sufficient to drive its
lOk.load. _
f. Head Driver (Q109, QUO). - The head driver of the ERTS aux track sup-
plies bi-directionally ±2.0 mA to a 22 millihenry load. (See Figure 4-69.)
From laboratory performance data, it seems that variation of the current
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s •.•.-•;.'! ',.•.:. T ? .-AS rn.'.Nr.fp SIGN AT i'i'-'
5 . i-.v • ; \; ^.-.i. P « ' AS ruAUf.rn si'N AT MAV
5 P A R T I A L W.t-.T. R 11 I'AS . rwAMC-f.P SIGN AT. MAX
9 ('A- i I A l i v . f - ' . T . .R y HAS OiANGEn S IGN AT HJ.N
9 P A R T I A L v .^ . .T. R 1O LAS f H A f J C E n SI ON 'AT MJM
9 P A R I i A.I.' w.f.T. R i ;> MAS ruAKr.fn SICN AT MJM
9 PAPTIAI. w.'R.TV R 13 HAS fHANGfin SIGN AT HIM
9 PAP-TIAI. W.P.T. R 14 MAS TuANGEn SIGN AT MJM
9 P A P T t A L W.k.T. R 15 MAS CHANGED -SIGN AT M[N
9 P A R T I A L W.C.T. R 16 >'AS ft'ANGFJO SIGN' AT HJN
/ 9 PARTIAL W.P.T. R 17 HAS' CHANGED SIGN AT HIM
9 P A R T I A L U.R.T.. T i HAS CHANGED SIGN AT
9 P A R T I A L w.f.T. T 2 HAS CHANGED SIGN AT MJM
9 P A R T I A L W.U.T. R B HAS CHANGED SIGN AT MAX
9 PAPTIAL w.H.T. R \\ HAS CHANGED SIGN AT MAX
9 -D .4W293777E-01 C. . 6A377272F-0 1 . 0.179l3P7<»n 00
Mi/
Figure 4-79. Auxiliary Track Playback Filter DC Analysis (Sheet 7 of 7)
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Figure 4-80. Divide By Two Driver
limits of 0.5 mA is acceptable for a faithful reproduction of the input
signal and a proper self erasure requirement. The output transistor
which drives the head operates between cutoff and the class "A" regions.
The positive steady state current is thus a function of R30 and Vj_. When
Q10 is cut off (Figure 4-81), the head current is:
VI L 22 X 10) and T = - = -
R
 12.1 XIO"*
= 1.81 s
Consider at t = 3T = 5.4 ps steady state
thus,
R30
_ 22 (1 + 0.05)
~ 12.1 (1-0.05)
22 (1 - 0.05) _
1
-
63mA
Diode CR6 clamps the base potential of the Q10 to -22.7 volts dc, thus
assuring a cutoff condition.
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Figure 4-81. Auxiliary Track Head Driver
The negative current is delivered through Q10, and the governing param-
eters are:
e
V (R29)
R
13
 + R29
- V
BE
R31
Since hfe ~ 1 -t- hfe
and Me > 50
IT =
V1R29 BE
(R13 + R29> R31 " R31
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15.62 ' . •
 t 7.2
Nominally
22 (5.62)
62
AL 1.78
= 2.2mA
Max. . . .
- 22 (1 + 0.05)(0.358) -0.6 _ ^
 g3 ^ ,
L 1.78,(1 -0.05)
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4.2. 3.2 Playback Analysis. - Playback circuits of the auxiliary track are
primarily; (a) Playback preamplifier; (b) Amplifier Limiter; (c) discriminator; and
(d) output amplifier and filter. (See Figure 4-82.)
a. Playback Preamplifier. - Worst Case Analysis of this circuit has been
covered in the Design Report, Volume I.
b. Auxiliary Track Limiter (Zl through Q3 and Q4, Figure 4-70). - The
auxiliary track amplitude limiter consists of two integrated amplifiers
Z, and Z2 and two pairs of emitter followers (Qj_, Q2) and Q3, Q4).
The limiter accepts an FM input signal and converts it to two phase
amplitude limited square waves. The output square waves are shaped
to have a fast rise time and a slow fall time* the purpose of which will
be explained in relation to the nature of the discrimination process.
A section of limiter Z-^ is shown in Figure 4-83. Rough calculations indi-
cate no problems relative to bias or gain variation in the CA3006 element.
Output emitter followers Q3 and Q4 of 1A20 conduct on alternate half
cycles of the input signal. Capacitors CIS and C16 are charged through
Q3 and Q4 respectively, and discharged through 1000 ohms each, thus
allowing a fast rise and slow fall time for the resulting square wave.
' The charging time constant TT = (Rc + 2Rd) (1.5 X 10~9), which is ap-
proximately 300 ns, whereas the discharging time constant TO = 1. 5 us.
The reasons for this unbalance is discussed subsequently.
c. Auxiliary Channel Discriminator (Z3, Figure 4-70). - As has been men-
tioned previously, the integrated circuit (uA9601) one shot is used as a
discriminator. The output of the circuit generates a positive pulse during
each phase transition at the FM input signal (Figure 4-84).
IN.
from
head
Output Filter
Preamp
Z5
26 — S
1
Limiter
Zl, Z2
01, Q2
03, QU Discrim.
.23
ZU
z$
&
Load
R-600
Figure 4-82. Playback Functional Diagram
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Figure 4-83. Auxiliary Track Limiter Zl, Partial Schematic
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In out -SM
Liwiter 0B
a
Figure 4-84. Auxiliary Channel Discriminator Waveforms
The two phases of the limlter are ANDed by the action of uA9601 and, when
both signals are >VT = 1.5 Volts, a positive pulse with duration1
is generated. These pulses correspond to each zero and 180° of the input
sine wave. ANDing rather than ORing the two phases provides a better
noise immunity.
Nominally: Pd = 0. 36 [l4. 7X103(2. 4X10-9)] = 12. 7 us
Pd = 0. 36 R C
Assuming RNR55 EOL + Temp AR = ddO. 5%
and CTM EOL + Temp AC = ±1%
Pd = 0.36 JR(1 ±0.005) C (1.0 ±0.01)j
= 0.36 RC (1 ±0.005) (1.0 ±0.01) =• 12.7 (1 ±0.015)
= 12. 9 us
Pd = 12. 5 us
Fairchild Company
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d. Output Filter. - The principal function of the output filter is to filter the
FM carrier and its derivatives from .the .discriminated output. Since a
dc to 5 kHz response is required, both ac and dc analyses of the output
filter are given.
An equivalent E.CAP circuit encompassing both Z^ and Zg of ,the auxiliary
track playback active filter Js shown in Figjure 4-85.
1. Output Filter AC Analysis. - The equivalent ECAP ac model (Figure
4-85) does nqt include' open loop phase lag compensating capacitors
C26 and C31. The exclusion is warranted by a prior analysis of
frequency pole locations (Figure 4-86). Notice that the -high fre-
quency poles in both cases are beyond 211 kHz. The results of the
ECAP ac program are shown in tabular computer form in Figure
4-87., reflecting the frequency response as a function of time con-
stants. The results of phase shift and gain based on available power
(GAV) from both the nominal and the minimum time constants are
plotted in Figure 4-88.
2. Output Filter Bias Adjustment Range. - In addition to the ac response
analysis, the output active filter has teen analyzed for the adequacy
of its output bias adjustment and its. low frequency output drift due to
worst case component tolerance, shift during the mission. The former
of the ECAP dc programs, was primarily executed to see the output
variation at Z4 when.pptenti.pmetei; R39 was adjusted from its center
to minimum and maximum values. The analysis assumes that the
discriminator puts out 1.28 volts average. The assumption is based
on 12. 8 us, 3. 2 v peak pulse output at 32 kHz. rate. The results of
the program show. (Figure 4-89) that, the adjustment is sufficient for
a range of -71.8 to ,+135 mVdc.
3. Output Drift Analysis. -The. auxiliary, track filter circuit, Z4 and Z5
with its bias; adjustment at its ..center '.-point, has .been analyzed by an
ECAP dc program to ascertain.de drift; contributions of its four main
sources, which are:
a. Output bias: adjust Zener. diode .VR2 '(see Figure 4-70) at
orEOL
b. _ The uA 70 2^input-bias-current-variation-due to Temperature
and Life (allow ±0. 5 uA).
c. Resistor tolerances for RNR55 (allow EOL + Temp. ±0. 5%).
d. Input variation (primarily that of pulse width — allow 1%; and
amplitude — allow 1%, of the discriminator output).
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Figure 4-86. Auxiliary Track Playback Output Filter Preliminary Pole Analysis
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Figure 4-89. Worst Case Output Bias Drift
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The results of the worst case analysis indicate an output drive of
±113. 6 mV peak.
The contributions of drift in the output filter due to variation of the
four parameters as depicted from the ECAP sensitivity analysis
(Figure 4-90) are summarized in Table 4-24. .
TABLE 4-24. AUXILIARY TRACK OUTPUT FILTER DRIFT SUMMARY
Parameter
Bias change of 1% (VR2)
Bias Current
Z4 (uA702)
Z5 (UA702)
Resistor Tolerances
Input Drift
Total
Output Drift
(peak mV)
18.2
30.0
2.0
28.4
35.0
113. 6 mV peak
4.2. 3.3 Summary. - Analysis of the Auxiliary Track has shown that the de-
sign of the circuit is basically sound after a few circuit corrections were made as a
result of this review. The major caution to be noted is the amount of dc drift that
could theoretically occur; referenced to the output signal the drift is 89 mV due to
the record portion and 114 mV.due to the playback portion of the equipment.
4. 2. 3.4 Test Results (Breadboard). - A point by point plot of the deviable
multivibrator frequency vs. input dc voltage exhibits good linearity over the entire
range. A test of frequency stability vs. temperature shows a possible shift of ±1%
of the nominal frequency. A worst shift of ±0.4% in frequency by a possible change
of one of the supply voltages was noted. A breadboard of the Auxliary Channel play-
back circuit was also temperature cycled while a signal from the recording circuit
was applied to the input on a back-to-back basis (less head and preamplifier). A
possible shift of the output DC base line of about 15 mV (1% of 1500 mV) was noted.
The-frequeney-response-of-the low-pass filter-in the-playback-circuit which-
rejects the carrier frequencies is shown in Figure 4-91.
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Figure 4-91. Low Pass Filter Frequency Response
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A fixed head assembly head was made for the longitudinal tracks. One of the
heads was made for the Auxiliary Channel and had the following characteristics:
Gap:
Track:
Inductance:
DC Resistance:
250 microinches
30 mils
22 ±3 mH at 1 kHz
39 ±5 ohms
By varying the bi-directional recording current at a 16 kHz rate, experimental
tests showed the optimum record current for maximum playback signal was ±1 mA,
as shown in Figure 4-92. However, a 0. 5 mA current provided inadequate, erasure
capabilities; so it was felt that a ±2 mA record level would be a better choice.
4.2.4 Search Channel Worst Case Analysis. -
4.2.4.1 Preamplifier. - The performance of the preamplifier has been sum-
marized in the Design Study Report, Volume I.
4.2.4.2 Threshold Detector. - A uA710 comparator, Zl and Z3, subassembly
are used as threshold detectors for the search track "0" and the search track "1"
input signal respectively. The threshold "high" or "low" is preset by the command
logic through a relay contact which is either 5.6 vdc or ground depending upon the
speed of the tape. It has been estimated that the ratio of the signal amplitudes of
the play-back high speed to low speed tape is approximately 3.5 to 1.
i.s-
Figure 4-92. Record Head Current vs Playback Voltage
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The schematic diagram of the search track threshold detector is shown on
Figure 4-93. , . , . , ,
When control signal V% is "low", the dc threshold:
V. (R, HRJ
 12,0 q?.
V ~ = (U-a7) _
 n c, vVTL R4 + (R5 l lRg) 21.5 + 0.97
And when the control signal V^ is "high," the dc threshold is calculated as
follows:
(V - V } (V - Vv
 2 TH; * 3 TH V
R
TH
R
=
V,TH
|LJL + .1 -L1
 = fli _V
LR R " ^ + R
= 2.6 + 0.56
= 3.16mA
V. . 3.16 mA • _ 3.16TH ~ [0.464+ 0.046 + 0.562] millimhos ~ 1,072 = 2.95V
TV1V-
I'K
-vwv—»
2JSK
7/o
Figure 4-93. Search Track Variable Threshold Detector
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The high speed threshold is thus only 0. 55 volts below maximum peak input
which is assumed to be 3.5 volts peak. Considering that the ^V^ may go up 10%,
e.g. VTH = 3. 3 volts, and considering that the offset of the pre-amp stage and its
gain is minimum, the VHT may have to be reduced to:
VTH = ' [VIN fi ' AV°J G~* 54 dB
= [6.0 X 10~3 (505) (1 - 0.1) -0.127J
= 2.59 Volts
The low speed signal threshold seems to have a sufficient margin toward the
peak input of 1.0 volt.
However, the reduction of VTTT should be done judiciously and in relation to
Vrp^. Reducing R6 to 1.2 k ohms is recommended. * The VTL will, then, be re-
duced to approximately 0.415 Vdc, also improving the margin to the minimum low
speed peak signal.
It is also advisable to increase R2 to 100 ohms, * in order to reduce the surge
through the relay contact which supplies high/low speed bias control.
To improve noise immunity, the threshold comparator utilizes a positive
feedback via a 50 k ohm resistor. This creates a hysteresis which according to the
application notes shall hot be less than 5 millivolts in order to prevent oscillation
thus:
which is adequate
4.2.4.3 Pulse Generators (Z2 and Z4). - Two one-shots,uA9601, are used in
each "0" and "1" track of the search channel to generate a fixed pulse width after a
negative transition of the threshold comparator output. The equivalent waveform
analysis is as follows (see Figure 4-94):
The output pulse width is:
T = 0.32R1( )C5
*The recommendations have subsequently been implemented.
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Figure 4-94. Search Track Detection Waveforms
where RI() = Ilk ohms ±1%
C_ =• 15,000 pFp. ' • •
T = 52. 7 X 10.3 [1 + 0.0635] = 56 us
us
Since it is. assumed that the maximum bit rate to be associated with the ERTS
search track is 2.5 kb/s, corresponding to. 400. microseconds per bit, it is sufficient
to say that the pulse, width variation of as much as ±10.% is not critical in the perfor-
jmance of the search track; that is, including the mechanics of the output decoder,
which~is^not~a~parrof "this~equipmentr~It should be mentioned-that a-negative-feedbaek^
pin 6 to pin 2 of the uA9601, is, used primarily to prevent output pulse stretching due
to the possibility of retriggering by an occasional noise source appearing at pin 1,
the occurence of which is highly unlikely. The device, however, in no way relates
itself to the reduction of error rates.
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4.2.4.4 Output Combiner. - The purpose of the output stage on the playback
search track subsystem is to combine binary "0" and "1", which are processed by
two separate one -shots into a composite bipolar signal. The design approach assures
that the logical "1" is represented by a positive excursion of 0. 75 volts peak and the
logical "0" is represented by a negative excursion of -0. 75 volts peak nominal. The
width of each excursion is determined by the time constants of the two one-shots.
The output performance is as shown in Figure 4-95.
where:
V_. = 0 ±0.2 volts dcti
A^ •= 0.75 volts peak ±20%
A = 0.75 volts peak ±20%
= 56 microseconds ±10%
^j
Pw2 = 56 microseconds ±10%
Since the output information is in a digital format it seems that whatever the
nature of the decoding device for the composite search track signal the decoder is
provided with a comfortable threshold margin.
One Shot
One Shot
Pw "1"
i t
OL ,
<3— Pw "0"
Search
Track
Output
;:ii
VB
—A— K
A 0
Figure 4-95. Output Combiner Waveforms
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4.2.4.4.1 Modified Output Combiner. - If the output voltage range from ±0.2
volts minimum to ±0.95 volts maximum were allowable, the following circuit modifi-
cation is suggested. The two potentiometers R13 and R33 used in the original design
are excluded, and the output combining circuit is modified (see Figure 4-96).
The variation of the baseline at the output of the combining amplifier is a func-
tion of two basic parameters: (a) the differential bias current of the uA702C AI^,
which is ±3 uA; and (b) the difference between the VOL of the two one-shot multi-
vibrators AVOL, which is 0.1 volt worst case.
Thus, the variation of the baseline:
G)] ± AId (Rx)
= 0.1 (2) (1 ±0.04) ±3x 10~6 (104)
= ±0.238 volts dc
which transfers to the 600 ohms load as:
R,
AVR = aa.238. = ±0.238 - = ±0.2V
05
"0"
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Figure 4-96. Modified Output Combiner
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The variation of either of the information levels AQ or A^ (see Figure 4-94) is
primarily a function of the maximum and minimum differences between the clamping
diode (Vj) IN3600 and its counterpart VQL or the saturation level of the uA9601.
and
IN3600 Diode
\ = 0.63V
V. = 0 .57V
uA9601
VCE = 0.2V at 1.0 mA
Al = Ao G
= [0.63 - 0.1] 2 (-) (1 +0.04)
= 0.53 (1.78) =0.95 volts
= [0.57 - 0.2] 2 () (1 - 0.04)
= 0.37(1.64) = 0.605 volts
The gain from digital "1" one-shot and the gain from digital "0" one-shot as
viewed from the output of the signal combiner are made to be equal; for example, the
gain from digital "1" one-shot is:
G "1" = = 2
by choice of [Rl + R2] = [R3 + R4] to within ±2% EOL, and the gain from digital "0"
one-shot is also:
G "0" = —i = 2 '
2
Thus from the above analysis it seems feasible to eliminate two potentiometers.
The amplitude clamping diodes assure a minimum output which is independent of
parameter variation of the uA9601 retriggerable monostable multi-vibrator.
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The variation of the differential gain of the circuit shown in Figure 4-96 is
derived and calculated as follows:
*2 R L + R 5
£G_
 =
 RL
 = 0.6 = .
dR, R 0 (R +RJ 2(0.6 + 0.1)
1 . . • . 6 Lt O •
3G _ Rl RL _ 10 (0.6) _
- -
Assuming EOL AR = ±1.25%
" = ±1.25 (3.22) = ±4.
Thus the recommended design shall meet the limits of the original specifica-
tion more reliably.
4.2.4.5 Summary. - The circuit design of the Search Track has been re-
viewed. After some suggested circuit changes, the performance of this signal
channel has been found to give performance within the range of specifications.
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4.3 Timing and Gating Circuits
The primary timing reference to the ERTS recorder system is the spacecraft
clock signal. This signal, as indicated in Figure 4-97, is used to drive the headwheel
and lu motors in all operating modes. Since these are synchronous motors, their
average speed will be completely synchronous to the spacecraft clock. However,
synchronous motors do have a basic hunting frequency which, for the ERTS recorder,
will be at about 5.5 Hz with a peak to peak amplitude of 5 us (record and playback).
The phase relationship between the spacecraft clock and the headwheel itself will be
completely random, so that a tone wheel system is required to accurately determine
the. position of the video heads with respect to the tape. A tonewheel processor is
used to derive from the tonewheel all the internal timing and gating required to accom-
modate the transverse scanning system. The tonewheel processor also generates the
camera re-phase signal which is required to synchronize the RBV camera beam scan
with the recorder head scan.
 ;
During recording, the synchronous capstan motor is driven directly from the
reference generator. However, during playback, the speed and phase of the capstan
is controlled by a capstan servo system. The primary input to the servo is a signal
derived from a control track, which had recorded a tonewheel signal on the tape during
the record operation. These two signals determine the exact capstan phase and will
assure that the information which was recorded by each transverse scanning head is
played back by the identical head.
•cwr
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Figure 4-97. Basic Timing System
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Operation of the reference generator and tonewheel processor is discussed
in the following paragraphs. Figure 4-98 shows overall timing waveforms and their -
relationships to the wideband signals. The stability of the RBV arid,MSS output signals
are summarized in Table 4-25. -v. -
4.3.1 Reference Generator Circuit Description. - The Reference Generator .
may be divided, into two separate functions. The first part consists of the generation
of various timing waveforms which are derived, from a 50 kHz signal- obtained from the
spacecraft clock (see Figure 4-99). This signal is transformer-couplefl/'bandpass
filtered and then amplified. This output is low-pass filtered, buffered,and ;fed to the
Motor Auxiliary Circuit for the telemetry circuits measuring the currents. In addition,
the output signal goes to a binary divider where it is divided by 10. The 5 kHz signal
is further divided by 4 to generate a 1250 Hz signal for the headwheel driver. 'T.he 5 kHz
signal is also applied to a divide by 5 stage, and the resulting 1 kHz signal is subjected
to a gating function. This function selects the 1 kHz signal derived from the spacecraft
clock in the record mode or the 1 kHz signal from the capstan servo in the playback',
mode. The selected 1 kHz signal is further divided by 4 to generate'the 250 Hz output
required by the capstan driver in record and playback. For the forward or wind tape
speeds, the required 1 kHz signal is directed to the capstan without experiencing the
last divide by 4 operation. . ' :" . . , >: >i-. •
" • • • - : . . ...» ^ -f .-..
* - • ' ' ^ ' . " • _^ . ' > • • ' • - '
- . • ' ' ' . ' " ' '*' *T,"' ' • * • " >' if"
The second portion of the reference generator operates upon the processed-.TW
(tonewheel) signals, TW1 and TWA, which are used to provide the required video/F^M,.
gating functions and to generate the camera re-phasing signal. TWA occurs at a 1250'.r7
Hz rate, corresponding to one pulse per quarter revolution of the headwheel; jT-Wl '• *
occurs once every revolution of the headwheel; or at a 312.5 Hz rate. The detailed
timing functions required during record and playback are referenced to TWA, whereas
TW1 is used for resetting the Reference Generator digital logic and to provide the .A _
camera re-phase signal. , •• ' '^
' • • .r , ,
Basically, the timing functions derived from TWA are of three types: fifst/^the
switching levels generated for multiplexing the FM channels during record and playV
back; second, the 4X2 FM switching signals used to perform the "fill-in" functions;
and third, a playback reference signal, TW3, generated for the capstan servo.
4.3.2 Tonewheel Processor Circuit Description. - The Tonewheel Processor
(Figure 4-100) is triggered by the TW pulse, which is generated by. a tonewheel
mounted on the rotating HW (headwheel) shaft. After processing, the signal is used'to
provide a pulse foTrsyfichroriizing various timing Junctions during recording, to order
to maintain a reference for use during playback, the TW pulse is recorded^longitudH
nally on a separate control track. An additional function of the TW processor is to
provide a HW speed monitoring level to the TM (telemetry) channels.
4.3.3 Reference Generator Worst Case Analysis. - The Reference Generator
network has been analyzed to ensure reliable operation under ERTS system environ-
mental requirements. Performance limitations due to component and semiconductor
BF REVISED
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TABLE 4-25. SUMMARY OF TIME BASE ERRORS AT VTR OUTPUT
Source
TIME BASE ERROR
RBV Mode MSS Mode
1. 50 kHz Spacecraft
2. MSS Bit Clock
3. Headwhee! Hunting
4. Shoe Error
5. PLO Tracking
Error
6. Output Clock
Jitter
±1 in 105
±1 in 10*
±50 nanosecond discontinuity
@ 1250 Hz (synchronous)
±1 in 10°
±4 in 105
±1 in 104
±10 nanoseconds @ 1250
Hz Rate
±3 nanoseconds/66. 7
nanoseconds
parameter manufacturing tolerances and aging effects were determined. Worst case
loading of the output signals was computer, and interfacing requirements were speci-
fied. (See Appendix H for analysis criteria.)
When the headwheel is running at normal speed, an ac tonewheel signal is pro-
duced every 800 us. As shown in the timing diagram of Figure 4-101, the beginning of
each HW revolution is indicated by a change in TW signal phase.
In the processing circuit, the TW input signal is split into a positive-and a
negative-going pulse. The negative-going pulse feeds one differential comparator and
the positive-going signal feeds a second one. As shown in the timing diagram of
Figure 4-101, each comparator output is then NANDed with a 200 us pulse in two NAND
gates. The result is a negative-going pulse which occurs once very HW revolution
(every 3200 us at normal speed) at one output, and a negative-going pulse for each TW
signal (every 400 us at normal speed) at a second output. A 45 us negative pulse
input to the control track record amplifier is provided by a multivibrator. The pro-
cessor also provides analog telemetry^circuits-to indieate-the-speed of4heJieadwheel_
motor.
4.3.3.1 Design Considerations. - In order to provide reliable record and
playback timing signals over the required system temperature range and operating
lifetime, a number of important design factors were considered.
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Schematic Diagram
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Figure 4-100. TW Processer
Schematic Diagram
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In processing the 50 kHz space craft clock signal, the variation in filter char-
acteristics, differential comparator reference level, and transistor buffer amplifier
bias and on-off stability were determined. In addition, the TTL divider and gating
logic input/output loading requirements were analyzed.
Although the timing signal pulse widths generated from the tonewheel reference
(TWA and TW1), are not critical, the overall pulse width variation was calculated,
along with the resulting effect on FM switching. Since each gating signal is terminated
with an RC circuit, to minimize transmission line crosstalk, a critical analysis of all
output loading was required. The effects of both the source gate current loading and
the output circuit current loading and voltage threshold requirements were analyzed.
4.3.3.2 Summary. - Temperature and aging effects on the band pass and low
pass filter characteristics were found to be negligible. The differential comparator
reference level was stable and the current and voltage offsets were negligible com-
pared to the magnitude of the reference level. The bias stability of buffer Q2, and the
ON/OFF stability of saturating switch Ql were found to be sufficient. Multivibrator
pulse width drift due to temperature and aging averages ±7%; when initial component
tolerances are included, the overall range is approximately ;+14, -13%. Since
considerable record/play-back head overlap is designed into the system, and the heads
are 800 us apart, gate signal pulse widths are not critical; thus, the above pulse width .
tolerances are acceptable. Gate loading was found to be critical due to the 100 ohm
series resistance in each output. The calculated maximum allowable series resistance
for each gate is shown in Table 4-26. As shown in the table, the lowest allowable
series resistance is for the C and D gates in the playback mode, where the maximum
permissible resistance is 30 ohms.
The camera rephase output source impedance is approximately 2 k ohms when
the output voltage is high (2.4V) and 300 ohms when the output is low (0.6V). These
limits meet the present system interface requirements. Initial pulse symmetry is
±7. 3% from nominal, with a worst case drift of ±4.8% as compared to an overall •
allowable range of ±20%. The negative going transition time is approximately one us
into a resistance-capacitance load. This value will be slightly higher when driving
the added capacitance of the system transmission line, but the switching time may be
improved by adjustment of the output shunt capacitor (C17 = 0.001 UF). Camera
rephase pulse jitter is projected as 5 us at a 5 Hz rate.
4.3.3.3 Worst Case Analysis. - The Reference Generator circuit has been
analyzed for an operating temperature range of 0° C to 60° C;^A107000~hour lifetime
was used for component and semiconductor parameter derating.
a. 50 kHz Monitor/Motor Drive. - The 50 kHz space craft clock (SCC) input
is transformer coupled (Tl) into a band pass filter which feeds differential
comparator Ul. The output of the differential comparator, a 50 kHz square
wave, is then low pass filtered and buffered in Q2.
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1. Band Pass Filter. - The band pass filter is a constant K, half-section
with a center frequency fo = 50 kHz. Circuit design is based on the
following relationships:
C2 Cl (1)
c t--4
L
o 1
and,
L
2
 =
 —i— (3)2
 u) C
o 2
where,
u) is the angular resonant frequency
R is the nominal terminating resistance
Since both inductors are adjustable, deviation from the nominal center
frequency will be due to component aging and temperature drift. Induc-
tance drift is negligible. In addition, variation in Cl, which is a mica
capacitor, may be neglected. Therefore, from equation 3,
Using component variations due to temperature and aging,
fo = 50 ±3 kHz, which results in less than 1 DB attenuation.
2. Differential Comparator. - Differential voltage comparator Ul is a
___high_gajnjliffe_r_eMtelJnpM,^ing!e^^
hibits rapid recovery from saturation. External positive feedback
is used with the amplifier to improve the rise time and also provide
some hysteresis in the transfer characteristic for added noise im-
munity. The signal level at which the comparator fires depends upon
the input threshold level. Any change in input offset voltage or current
causes a change in the threshold level.
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Zener Regulation. - Since the Zener reference voltage;stability de-
pends upon the magnitude of its reverse current, the range of reverse
current variation will be determined. As shown in Figure 4-99, Zener
reverse current may be written as
TVR2 = *R8 " lm " XR6 (5)
where,
V - V
I = 4 Refl (6)
R8 R0 V '
o
VRefl
R6 R6+R? (7)
and, L = Comparator Positive Supply Current
Substituting into equation 5,
V - V
_ 4 VRef2
VR2 Rg Ul R6+R?
Now, substituting worst case component values into equation 8 at 60 °C
JVR2 = 15.62 mA and at 0°C IyR2 = l.mA<> For a dynamic imped-
ance of 10 ohms, the voltage regulation is approximately ±0.75%.
The comparator threshold level is given by,
R
Vin2 = R + R , VRef2 (9)
Neglecting load regulation, and substituting worst case values into
equations, the threshold limits are: at 60°C V\^~= 0.207V, and
at 0°C Vin = 0.172V, which are well below the minimum clock
signal cToT85V peak. "
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Similarly, the regulator stability of VR1 may be determined. From
Figure 4-99, Zener reverse current is,
v
 '
Substituting worse case values into equation 10, the reverse current
limits are: at 0°C IRV! = 40.4 mA, and at 60°C IVRI = 2.1mA.
From the manufacturer's specifications, VR1 regulation for the above
reverse current range is ±5%.
Input Offset. - A differential voltage results between the comparator
input terminals due to the offset voltage and current. The maximum
input offset voltage is 3.35mV, which is negligible compared to the
nominal value of reference threshold, Vin2 = 0.19V. Maximum offset
current is specified as 4. 8 uA. For a source resistance of 2, 600 ohms,
this current results in an offset voltage of AV = 12.5mV, which is also
negligible compared to the reference threshold of Vjn2 = 0.19V.
3. Low Pass Filter. - Filter L3, C5, C6 and C7 is a low pass filter with
characteristics based on the following relationships:
R
L = —2- " (11)
O . (U
o
(13)
C = C = 2 .08C (14)
D i O
-C- = Q-.-159-C (15)6 o
L0 = 0.861 L (16)
o O
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For terminating RQ = 1,300, LQ = 3.73mH, and CQ = 2,200 pF, from
equation 13 fo = 55. 7 kHz. Since drift in the inductor and capacitor
C6 (mylar) is very small, the drift of f will be negligible.
4. Buffer (Q2). - Transistor Q2 is an emitter follower amplifier with the
output ac coupled. The dc bias (and, as a result, the collector to
emitter voltage) is dependent on the transistor hpj£, and therefore
subject to both the initial h-pE, tolerances and subsequent drift due to
temperature and aging. From Figure 4-99, transistor V^E is given
by,
VCE = V2 - ?CR14 - (IER15+V3> ...
and emitter voltage is,
VE = V3 - 1E R15
Assuming a large current gain, then
h F E ~ T ^ ~ (19)
Now, from Figure 4-99,
IB
 "" -4s+'1X0 "4,1 <20>J- O ijO J-U. U J.
where, RU1 « 200, the output impedance of Ul. Combining the above
equations and solving for V ,E . . .
V (R +R +R + R ^ - h R Vvq v iq IT q in TT1 ' ITT? 1 «? "RTT
V = — — — — — FE 15 BE (21)T7» T> _i T> _1_ "D J. T> _!. "U "D \ /
Minimum V/~,E occurs for maximum collector current; thus, hpg would
be a maximum, and Vg is minimum (VE negative). Substituting worst
case values into equation 20, VE - 0.89V for hFE = 375. Also,
IC^IE ~ 6 « 8 m A, and from "equation 17 VCE = 7.49V. Worst case
power dissipation in the quiescent mode, for Ic = 12mA, VCE = 8.1V,
is PQ2 = 97mW.
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5. Inverter (Ql). - Transistor Ql is a common emitter amplifier used
as an inverter for triggering TTL divider U2. The maximum required
base drive depends on the transistor minimum current gain. Thus,
^
 =
 ir- (22)FE
From Figure 4-99, the collector current is given by,
V - V1
I = — - - — + I (23)C R U2 v '
and the base current is given by,
V - V
.. U. BE
B B18
At 0°C, where h-pg is minimum, substituting worse case values, from
equations 23 and 24, Ic = 13.15mA and IB = 0.425mA. Now from
equation 22, minimum required hpg = 31, which is much less than
the minimum available hp£ = 53. Ql OFF stability is ensured due
to the fact that the maximum low level differential comparator output
is 0V, and as a result the base-emitter junction of Ql is reverse
biased.
6. Binary Divider—Headwheel Drive. - U2 and U3 are TTL decade
counters internally interconnected to provide a divide-by-two counter
and a divide-by-five counter. The maximum required drive current
is -6.4mA, and the input voltage threshold is 0.8V, which are com-
patible with the output of inverter Ql and the associated logic gates.
As shown in Table 4-26, the worst case headwheel drive current is
4.8mA for a maximum allowable series resistance of R21 = 83 ohms.
-7-i—Divider/Gating—GAP-Brive^---U4-and-U5 are TTLr decade counters—
and U6 and U7 are TTL gates, and thus the input and output require-
ments are compatible. The CAP VCO input is a TTL gate and the
CAP drive load is a TTL flip-flop. The record dc command is also
a TTL gate.
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b. Camera Re-Phase/TW Reference Gating. - The camera rephase
signal is referenced to tonewheel output TW1 and the gating levels
are referenced to TWA. Figure 4-102 shows the various signal
timing relationships.
1. Multivibrator Pulse Variations. - The multivibrators (U8, U13,
U16 and U18) are connected in the retriggerable configuration.
Since the input trigger pulse is dc coupled, triggering is independent
of the input signal transition time. For the range of component
values used below, the output pulse width is defined as,
T = 0.32 RX GX 1 + •—• (25)
where,
R is in k ohms
Cv is in pF
.x
T is in.ns
Due to component variations, the maximum pulse width is:
(26)
And, the minimum pulse width is,
0.7T= 0.32 R_ C.X 1 .+RX
(27)
Multivibrator U8. - Using nominal component values and assuming
potentiometer R26 is centered, at 25°C, the nominal pulse width for
multivibrator US is T = 47 us. As a result of_drift due to tempera-
ture and aging, the maximum pulse width is T = 52 us at 60°C and
the minimum pulse width is T_= 43 us at 0°C. The percentage over-
all drift is+10,-8. 5%.
Multivibrator U9. - The nominal time constant of multivibrator U9 is
T = 445 us. The initial range is T = 473 us and_T_= 420 us, and the
overall range including drift due to temperature and aging is T = 510
us at 60°C and T = 390 us at 0°C. Or, worst case drift is ±7%.
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Multivibrator TJ10. - The nominal tune constant of multivibrator U10
is T = 120 us. The initial range is T = 120 us and T_= 113 us, and
the overall time constant range including drift due to temperature and
aging is T = 134 us at 60°C and T_= 104 us at 0°C. Or, worst case
drift is ±7%. '
Multivibrator Ull. - The nominal time constant of multivibrator Ull
is T = 64.8 us. The initial range is T = 68.8 us and Tj= 60.8 us, and
the overall range including drift due to temperature and aging is
T = 74 us at 60 C and T_= 56.5 us at 0°C. Or, worst case drift is
. ±7%. .
Multivibrator U13. - The nominal time constant of multivibrator
U13 is T = 1780 us. The initial range is T = 1910 us and T_ = 1650
us, and the overall range including drift due to temperature and
aging is "f = 2000 us at 60° C and T_ = 1570 us at 0° C. Or, worst
case drift is approximately ±5%.
Multivibrators U16 and U18. - The nominal time constant of multivi-
brators U16 and U18 is T = 54 us. The initial range is T = 57.5 us and
T= 51 us, and the overall range including drift due to temperature
and aging is T = 62 us at 60°C and 1^=47.5 us at 0°C. Or, worst
case drift is approximately ±7%.
2. Signal Timing. - Since both reference signals, TW1 and TWA, are in
phase, and relatively large time constants are involved in the pulse
delays, there are no race conditions in the reference generator logic.
3. Output Gate Loading. - A number of the circuits driven by the refer-
ence generator are sensitive to input voltage level, therefore gate
signal loading is critical and all load requirements were analyzed.
C, D, E and F Gates. - The C, D, E and F gates drive two-channel-
input amplifiers which are very sensitive to control signal level. For
example, below 0 dB the single-ended voltage gain varies approxi-
mately 1 dB/10 mV input level. Detailed current calculations for
these gate signals are given in paragraph 4.1.2.6.3. Output impedance
requirements are summarized in Table 4-26.
X, X and H"Gates. - X, X~and H" Gates drive several TTL circuits;
in addition, each gate drives a transistor buffer on the Video Out
Board. Voltage drop due to the 100 ohm resistor in series with the
gate outputs is negligible compared to the drop across the 10 k ohms
in series with the Video Out buffers (on the Video Out Board).
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Thus, the X, X and H Gate outputs meet system requirements.
C, D and K Gates. - The C, D and K gate loads are relatively low and
thus drive capability is more than adequate.
4. Camera Re-Phase. - The camera rephase output is a square wave
with a period of 3.2 ms. This signal drives a shielded line and an
LP DTuL flip-flop in the RBV camera subsystem (camera controller
and combiner).
Load Requirements . - From Figure 4-103, the available load current
is,
,
1R38 = IU14+IE137 ' <"8>
Also, since
• U 14
"
J (29)
038
Figure 4-103. Camera Rephase Interface
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Then for Vm4 high, IG» 0» aacl assuming Vm-4 is at its minimum
high level, or 1^ 37 is maximum, then substituting worst case values
into equation 29, available 1^ 33 =1.34 mA.. Under the above condi-
tions, the current supplied by R37 is 1^37 =0.9 mA. Thus, substi-
tuting into equation 28, the current required from U14 is Im =6.44
mA, which is within the TTL gate high level drive specifications.
When me camera rephase signal is low, maximum DTuL current re-
quired is, IQ = 0.4 mA. From Figure 4-103,
v = ——- V - I R (30)in RT +R00 m4 G 38 V 'Li 38
Substituting worst case values into equation 30, for Vm4 = 0.4, max-
imum camera rephase low level is Vm = 0.35V, which is within the
allowable threshold of 0.8V.
Worst Case Specifications. - The camera rephase signal rise time
depends on C17, a 0.001 uF capacitor at the Reference Generator out-
put, the shielded interconnecting line, and the camera phasing con-
trol input impedance. Assuming that the transmission line capacitance
is small compared to C17, and gate average output impedance is 1 k
ohm, signal rise time is approximately one us.
Signal jitter is specified as 5 us peak to peak at a 5 Hz rate.
The TTL gate output impedance with the +5V supply open, is greater
than 10 k ohms.
The source impedance for the output high is approximately 2 k ohms,
and for the low level Z out w 300 ohms, including the 100 ohm series
resistance.
At Vout = 2.4V, the available current is ]0Ut = 1.3 mA, and at
Vout = 0.6V, lsink = 2mA.
The worst case low output level is Vout = 0.6V at a load of 300 ohms,
and the high level is Vout = 2.4V at a 1,700 ohm load.
Power Supply Decoupling Load. - The +5.6 voltage supply decoupling
network is shown in Figure 4-99, where Rj^ = 1.8 ohms. From the
manufacturers specifications, the Reference Generator worst case
+5 load requirement is 457 mA. Thus, AV = 0.83V and the gate sup-
ply voltage is V5 = 4.6 ±0.2V.
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4.3.3.4 Conclusion and Recommendation. - Worst case analysis of the Refer-
ence Generator has shown that reliable operation will be maintained over the required
temperature range of 0°C to 60°C for a lifetime of 10,000 hours. Considerable gate
signal pulse width variation is possible due to capacitance initial tolerances and drift.
However, since the record/playback heads overlap, system gating requirements are
not critical.
The input signal specifications were found to be compatible with the network
input gates. Analysis of the output gate loads showed that a number of the gate loads
are sensitive to the magnitude of the low level input voltage. Therefore, worst case
maximum resistance allowable in series with the TTL gate outputs were specified,
and any necessary circuit modifications were incorporated into the design. Due to
the additional power derating required in a vacuum environment, Q2 should be painted
to increase its dissipation capability.
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4.3.4 TW Processor Worst Case Analysis. - The TW Processor has been
analyzed to ensure reliable operation under ERTS System environmental requirements.
Performance limitations of all critical functions due to component and semiconductor
parameter manufacturing tolerances and aging effects were determined. (See
Appendix H for analysis criteria.)
4.3.4.1 Design Considerations. - The minimum differential comparator
reference levels must be great enough to discriminate against TW noise spikes.
Since signal processing depends on the leading edges of pulses, multivibrator pulse
widths are not critical. However, gross pulse width variation should be avoided, to
prevent erroneous HW speed indications and to ensure a reliable control track record
signal. Sufficient transistor drive capability must be provided, while simultaneously
ensuring reliable cutoff stability. Semiconductor maximum dissipation limits must
not be exceeded under maximum load high temperature operation.
4.3.4.2 Summary. - In general, since the TW processor circuit operation is
basically digital, component tolerances and drift factors are not critical. As a result,
even though the range of pulse width and reference level variations is considerable,
no network revisions were required.
The differential comparator reference levels have a temperature and aging
drift of -16% and +23% from their initial values. Worst case comparator input offset
voltage and current are negligible compared to the magnitude of the reference levels,
which have a nominal value of one volt.
Multivibrator pulse width variation due to temperature and aging Is as follows;
U3 ±27.5%; U5 +15, -11%; U6 +43, -36%. Multivibrator trigger delay is of the order
of 35ns, which is negligible compared to the pulse widths.
Switching stages Ql and Q3 were found to exhibit adequate gain for minimum
h and are stable during the high temperature cut-off condition. The minimum
control track record current is 5 mA which is equal to the allowable minimum.
Also, the maximum possible is 14. 7 mA, which is below the limit of excessive tape
saturation and head damage. The HW speed TM signal variation as a result of
amplifier signal drift due to temperature and aging is +2.6, -3.9%. The bulk of the
HW speed TM signal level change will result from the U6 multivibrator pulse width
variation given above.
4. 3.4. 3 Worst Case Analysis. - The following analysis is based on the com-
ponent specifications listed in Appendix H. An ambient temperature range of 0° C to
60° C over a 10,000 hour lifetime was used for component and parameter derating,
when derated transistor parameters were not defined in manufacture specifications,
the derating criteria shown in the appendix were applied. These parameter de-
rating guidelines are considered to be applicable to the ERTS system worst case
requirements.
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a. Differential Comparator. - Differential voltage comparators Ul and U2
are high gain, differential input, single-ended output amplifiers which
exhibit rapid recovery from saturation and are compatable with low-level
logic circuits. External positive feedback is used with the amplifier to
improve the rise times and also provide some hystersis in the transfer
characteristics for added noise immunity. The signal level at which the
comparator fires depends on the input reference level, and on any drift
in reference level resulting from a change in input offset voltage or
current.
1. Zener Regulation. - As shown in Figure 4-100, the reference level
for the negative input comparator (Ul) is derived from the -8V supply,
and the reference level for the positive input comparator (U2) is de-
rived from the +22V supply.
Negative Input (Ul). - Comparator Ul reference level (VRefj) is gen-
erated by the regulator shown in Figure 4-104. VRefl also serves as
the negative power supply for both Ul and U2. The regulator load
may be represented by,
where,
R4 R4+R5
and, luj = Ijj2 = comparator negative supply current. It may be as
sumed that IL^ is relatively constant, since the change in 1^ and
Irj2 are approximately out of phase, and their transition transient
is filtered by C16. Then, the maximum load current is,
-For-worst^case^gomponent value_jjjMM^_C._j,.i = 15. 3 mA. To deter-
mine the variation in Zener current, IZ2» assuming IL Constant,
from the figure,
=
 AIZ2
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Figure 4-104. Comparator Ul Reference Level
where,
v - vv
I ReflR39 R (5)39
and maximum
V - V1 Ren
39 R (6)39
For worst case values, at 60° C, IR39 = 48. 5 mA.
Similarly, minimum IR39 is,
"
 V
Refl
R39 39
and for worst case values at 60° C, L = 10 mA.
Since,
!R39 1Z2
(7)
(8)
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and IR39 < IL1, then IZ2 = 0 and VRefl is dependent entirely on IL1
R39. Or,
VRefrV1"^ (9)
And, for ILi = 15. 3 mA, VRefl = 6. 2V, which is equal to the regulator
nominal value, thus avoiding~ahy degradation in the negative reference
level.
The worst case Zener power dissipation occurs at maximum input
voltage, VI, and minimum load current, which results in maximum
Zener current. Or,
5 • ^2 VRefl <10>
where, VRe£j = 5. 83V, the value used in the computation of 1^39.
Then, for 1-^ = 10.2 mA and the above value of 122. at 60° C, 'P^ =
223 mW, which is within the maximum allowable dissipation of 275 mW.
Positive Input (U2). - The reference level for comparator U2 is de-
rived from the circuit shown in Figure 4-105. Except for polarity,
this network is identical to that of Figure 4-103 and, therefore, the
equations used in the above analysis may be used by simply inter-
Changing parameter designations^For the positive voltage supply,
Iu = 9 mA; then, for equation 3, Ij^ = 19. 3 mA. And from equations
6 and 7, IR3g = 29 mA and IR3g = 14. 5 mA. Again, since IR38 < lL2»
Zener regulation ceases ana VRefl2 is dependent on IL2 RSJJ- °r»
from equation 9, VRe^2 = 10. IV, which is slightly less than the Zener
regulator worst case value of 11.3V.
Figure 4-105. Comparator U2 Reference Level
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Using equation 10, the worst case VR1 power dissipation for IL2 =
11.4 mA is P^ = 200 mW, which is less than the maximum allowable
dissipation of 220 mW.
Regulator Drift. - Zener regulator drift due to temperature and aging
may be determined from the manufacturer's specification. Neglecting
the Zener reverse current change due to resistor aging, Zener re-
verse voltage variation for the ERTS system environmental require-
ments is as follows: (1) due to temperature, VRefl = +0.16, -0.1%
and VRef2 = +0. 27, -0.2%; (2) drift due to gaing is the same for both
references, ±1%. Thus, the overall worst case drift from their
initial levels is VRefl +1.16, -1.1% and VRef2 + 1.27, =1.2%.
Comparator Input Level Variation. - The comparator input levels ,
UlRef and U2Rej, depend on the variation in regulator reference and
the resistor divider temperature and aging characteristics.
For comparator Ul, neglecting the input current, the minimum input
reference level is,
V f l . . < " >
and, the maximum level is,
Using initial tolerances at 25° C, the nominal value of UlRef = 1.02V,
UlRef - 0. 89V and UlRef - 1. 16V. The resulting drift due to_tem-
perafiire and aging at 0° C is: U1R * = 0. 743V and at 60° C, UlRef =
1.43V. Thus, the worst case possible U1Rej drift from its initial
value is U1Ref + 23, -16%.
Similarly, for comparator U2, the input reference level is,
U2Ref = R
 + R VRef2
and the initial range at 25° C is: nominal U2Ref = IV, U2Ref = 0. 865V
and U2Ref = 1.15V.
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The resulting drift due to temperature and aging is, assuming a regu-
lated reference, at 0° C, U^Ref = °- 73V» a**1 at 60° c« u2Ref =
For the condition where reference regulation ceases, or V^
10. IV, the worst case comparator input level variation is U2
0. 65V at 0° C and U2jief = 1. 16V at 60° C. The worst case drift from
the initial U2Rej value for the regulated condition is U2Ref +26, -15%.
2. Input Offset. - Due to the comparator inherent offset voltage and cur-
rent characteristics, a differential voltage results between the input
terminals. The maximum input offset voltage is 3. 35 mV, which is
negligible compared to the nominal value of reference threshold of IV.
To minimize the effects of the bias currents, the dc source resistance
is approximately equal to the source resistance of the reference. From
the comparator specifications , the maximum offset current is 4. 8 M A ,
which, for a source resistance of 820 ohms, results in an offset voltage
of AV = 3. 9 mV. As a result, the effect of offset current is also
negligible compared to the reference threshold of one volt.
Thus, the worst case threshold range is 0. 73V to 1.45V, which is
within the tonewheel signal limits of 1. 5 to 2V peak.
3. Output Loading. - The differential comparator typical output sink
current is 1.7 mA. This is sufficient to drive the required one TTL
load of a maximum of 1. 6 mA.
The minimum positive output level is 2. 5V, which exceeds the minimum
allowable multivibrator trigger level of 1. 8V.
The maximum output "low" level is 0 volts, which is within the maxi-
mum allowable multivibrator low voltage trigger level of 0. 85V.
b. Multivibrator Pulse Variation. - The multivibrator inputs are dc coupled
and, therefore, independent of the input signal transition times. The out-
put pulse width is given by,
T = 0. 32 Rx Cx l + ^- I (13)
where,
Rx = k ohms
Cx = pF
T = ns
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From equation 13, the maximum pulse width is
T" = 0 .32RxCx 1 + -^U (14)
I KX I
And the minimum pulse width is
jr = o.32RxCx i + njrr ' (15)
1. U3 Pulse Width Drift. - U3 is connected in the non-retriggerable
configuration to minimize the possibility of extraneous pulses. From
equation 13, for nominal component values at_25° C, T = 190 MS. Using
initial tolerances, equations 14 and 15 yield T = 210 MS and T = 153 MS.
Pulse width drift due to temperature and aging result in a maximum
width of T = 270 MS at 60° C and a minimum pulse width of JT = 112 MS
at 0° C. The worst case drift from the initial values is +28. 5, -27%.
2. U5 Pulse Width Drift. - U5 is connected in the retriggerable mode.
From equation 13, for nominal component values at_25° C, T = 50 MS.
Using initial tolerances, equations 14 and 15 yield T = 54 MS and T =
45 MS. Pulse width_drifts due to temperature and aging results in a
maximum width of T = 62 MS at 60°C and a minimum width of T_= 40 MS
at 0°C. Therefore, worst case drift from the initial values is +15,
-11%.
3. U6 Pulse Width Drift. - U6 is also connected in the retriggerable
mode. And, from equation 13, for nominal component values at
25°C,_T - 372 MS. Using initial tolerances, equations 14 and 15
yield T = 413 MS and T_ = 340 MS. Pulse width_drift due to tempera-
ture and aging result in a maximum width of T =. 590 MS and a mini-
mum width of T_ = 217 MS. Therefore, worst case drift from the
initial value is +43, -36%.
c. Control Track Record Amplifier. - The control track record amplifier
consists of transistors Ql and Q2. Ql is normally ON and Q2 is normally
OFF.
1. Ql Analysis.
Drive Requirements. - To ensure reliable worst case switching,
minimum available h > maximum available h _ (16)FE .
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The maximum required transistor current gain is given by,
_ _ U
From Figure 4-100, maximum collector current is,
(18)
2 0 + 2 2
And, minimum base current is
R19
Substituting worst case component values into the above equations ,
at 0° C, where transistor hFE is minimum, TC1 = 2. 8 mA, !B1 =
0.132 mA. Then, from equation 17, maximum required hFE1 = 21,
which is less than the minimum available hFE1 at 0° C of 53, and the
requirement of equation 16 is fulfilled.
OFF Stability. - In the cut-off condition, the transistor maximum
base current must be of the order of the high temperature value of
Using equation 19, maximum base current is,
And for worst case component values at 60° C, IB^ = 13 /xA, which
places Ql well within its cut-off region.
2. Q2 Analysis.
Drive Requirement. - Basically, Q2 operates as a current source
~ ~aficTis normally in rthe^cut=off regionr~When Ql is-turned off 7~a ^ pulse
is coupled through C7 and amplified by Q2. Assuming C7 is a low
impedance, and that Q2 input impedance is much greater than R21,
the signal at the input to Q2 is,
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Letting VCQI = 21. 5V and using nominal component values, VB2 =
3.6V. For worst case component values, VB2 = 4- 73V at 60° C and
VB2 = 3Vat °°c-
Q2 OFF Stability. - Neglecting capacitor leakage current, when Q2 is
cut-off the base current is equal to the reverse saturation current,
Assuming IE2 is negligible, then from Figure 4-100,
VBE = ICB02 R21
ICBO = 0. 34 mA at 60° C and, for the worst case R21, substituting
into equation 22, V- = 0. 74 jmV; this is sufficient to maintain cut-off.
Q2 Voltage Gain. - Since Q2 acts as a current source , the control
track record head time constant is small and therefore, the coil in-
ductance can be neglected. Then, assuming that the transistor base
resistance is small, and hp-g is large, the common emitter voltage
gain is approximately,
R R9 RCT
A ' w — w — •— — - — (23)
v R (R
Using worst case component values at 0°C, minimum gain is Av =
0.052. Maximum gain at 60° C is A^ = 0.095. '.
CT Head Current. - When Q2 is OFF, the quiesent control track bias
voltage is,
RCTV = - — - v (24}
CT R +
Resulting in a quiesent head current of,
ICT
°
 = R23 + RCT (25)
Substituting worst case values into equation 25,
and ICTO = 3 mA at 60° C.
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The control track record head current change is given by,
(26)
"CT
where,
= Ay = AVB2 (27)
Thus, substituting the above worst case values of gain and base volt-
age change into equation 27, AVcT= 0.15V at 0°C and AVCT= 0.45V
at 60° C. Then, substituting the calculated values of AVcT into
equation 26, AICT = 5 mA at 0° C and A!CT= 14- 7 mA at 60° C.
These record currents are within the minimum required control
track current of 5 mA and the maximum allowable current of 25 mA.
In addition, to prevent excessive tape saturation, the maximum re-
commended record current is 15 mA, a requirement, which is also
fulfilled.
d. Head Wheel Speed Telemetry. - The headwheel speed monitor circuit
consists of transistors Q3 and Q4, and an RC integrator. Q3 is a sat-
urating switch which is normally ON, and Q4 is an emitter follower which
drives the HW speed telemetry channel.
1. Zener Bias Current. - The output of Q3 is clamped by Zener diode
VR3. Neglecting transistor current, which is approximately 1 mA,
the diode current is,
V - V4 CC3
Z R31 l '
Substituting nominal values into equation 27, Iz = 10 mA, which is
the recommended value for optimum diode regulation.
2. Q3 Analysis.
-Q3 Drive. -^When^multivibratoiLUe is "low" (Vin3 = 0), Q3 is ON and
the maximum required h is,
T~ (28)
LE3
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Since R32 » R30, IR32 may be neglected; then, from Figure 4-100,
Q3 collector current is,
VCC3-VCE3
c3
 R.30
The base current is given by
'B3 = ^29 + 'R28
or, minimum available Ig3 is,
v - V - V — '• -- V -
cc3 BE3 BE3 in3
.
B3
 R29 R28
Substituting worst case parameters into equations 29 and 31, at 0°C
where hFE is minimum, Ic3 = 1. 54 mA and 1^3 = 0. 34 mA. Then
from equation 28, maximum required current gain is hFE = 4. 7.
Since minimum available hFE3 is 57, the requirement of equation 16
is fulfilled.
OFF Stability, - When multivibrator U6 is high (Vin3 « 3. 5V), Q3
turns off. Neglecting reverse saturation current and assuming the
base-emitter junction of Q3 is reverse biased,
 :the minimum positive
base voltage is,
(32)
Substituting worst case values into the above equation, VB3 = +0.4V
at 0° C, which is sufficient to ensure reliable cut off.
Since the maximum allowable reverse VgE is 5V, there is no possi-
bility of Q3 base-emitter junction breakdown.
Output Level (AVc3). - The HW speed telemetry signal magnitude is
dependent on the tolerances of the components associated with Q3.
Assuming Cll is a low impedance, for Q3 OFF, maximum Vc3 is,
_
 R32
V = ==• V (33)
C3 R + R
T 7 ~\T
B3 ~ in3 "
R28 /
1 V _ HR + R V cc3
HVi^
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Using initial tolerances at 25° C and substituting into equation 33,
Vc3 = 11.3V and Vc3 = 9. 84V. Drift due to temperature and aging
results in Vc3 = 11.61V at 60° C and ^ =10.2V at 0°C. Or, the
overall worst case variation of the Hwspeed level from its initial
value is +2.7, -3.5%. The output of Q3 is integrated by Cll, which
then drives the TM output stage, Q4. Since the time constant, R32
Cll, is much greater than the headwheel period, the output signal
level is equal to the average height of the pulse over one period.
When the headwheel is running at normal speed, Vc3 is a 400 us
square wave, and the HW speed telemetry signal = Vc3/2V - V^g.
Or, using the above worst case values of Vc3, the TM maximum
output range is 4.30V to 5.33V.
4.3.4.4 Conclusions and Recommendations. - Worst case analysis of the
tonewheel processor circuit has shown that reliable operation will be maintained over
the temperature range of 0° C to 60° C for a lifetime of 10,000 hours. Although the
above calculations indicate a considerable range of differential comparator input
reference levels and multivibrator pulse widths, no degradation in network perfor-
mance results i
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4.4 Motors and Power
4.4.1 Introduction. - The basic circuits used for driving the motors and gen-
erating the internal dc voltages have remained unchanged for an appreciable length of
time. However, associated with the changes in the command structure, there has been
a significant modification of the power flow system. The new interface is summarized
in block diagram form in Figure 4-106. .
The major power flow changes are as follows:
1. Switching of the power to the DC/DC Converter is accomplished
external to the recorder.
2. Voltage protection sensing is accomplished external to the recorder.
3. V.P. (Voltage Protection) reset is accomplished by a non-rstandard - , . /
external command. , .
The changes in the command structure are delineated in the appropriate section.
4.4.2 DC/DC Converter Circuit Description. - The DC/DC Converter (Figure
4-107) is a dual-transformer converter with a common collector, push-pull chopper.
Transistor switching is accomplished by a saturating toroidal transformer, and a
». -24-f cevr* in f*"t
PHMQND
CHAlllS f,MD
U AMD fute*
Figure 4-106. Power Flow System
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linearly operating transformer provides the output power transformation.
Transistor switching occurs when the "on" transistor Is cut off by the decrease In
base current which occurs when the toroidal transformer saturates. As the core
reaches saturation, the increasing magnetizing current causes an additional voltage
drop across the two feedback resistors. Thus, the primary winding of the saturated
transformer has less voltage dropped across it, effecting the decrease in secondary
or base-drive voltage . The frequency of oscillation is determined primarily by the
saturating transformer peak square-wave voltage, number of primary turns , core
maximum flux density and cross sectional area.
The secondary of the power transformer is tapped to provide five full -wave
rectified voltage levels: ±22, ±8 and +5.6 volts nominal. Each supply is filtered by
an LC network, and an output bleeder resistor is incorporated into the circuits to
discharge the filter capacitance under no load conditions.
4.4.3 Voltage Protection Circuit Description. - The allowable system pri-
mary voltage variation is relatively large (18 to 39 V transient and 20-34.5 V continu-
ous). fii order to avoid component degradation within the recorder, it is necessary
to limit this range to 24. 5 V ±5%. Overvoltage protection prevents damage to elec-
tronic components , while undervoltage protection avoids excessive heating of motors
and motor drive circuits which could eventually result in an increase in component
failure rates .
The voltage protection circuit responds as follows . (See Figure 4-108). When
the primary voltage supply rises above 26 volts, the voltage protection circuit immedi-
ately disconnects the recorder from the power source ; the only delay is caused by relay
activation times. In order to protect the TTL integrated circuits from overvoltage
stress during relay activation, a separate fast-response circuit has been developed
for the 5 .6V supply.
To avoid unnecessary shut-down due to brief undervoltage transients, a mini-
mum delay of 41 ms is permitted when the voltage decreases below 23V, before the
recorder is disconnected from the primary supply. In either case, once the recorder
is shut down appropriate re-start commands will be required to resume operation.
Zener diodes VR1 and VR2 provide a nominal 12.4 volts reference for series
regulator Ql . Thus the emitter of Ql maintains a relatively constant voltage across
^thejbasic detection circuit. Thejgip point references VBS and VB4 are provided by^
zener VR3 and emitter follower^2^. It may be noted~tharslnce r transistors Q27~Q3i
Q4 and Q5 are of the same type, the effects on the reference level of VBE variations
due to temperature and aging are minimized. The low voltage trip level is sensed by
Q3 through R5, R6 and R7. Q3, which is normally ON, is turned off when the pri-
mary voltage drops, turning on relay driver Q6, which in turn activates the voltage
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protection relay. Q6 turn-on is delayed by the R9C1 time constant. Diodes CR4,
CR5 and VR4 provide the necessary level shift to ensure that Q6 remains OFF during
normal non-protect operation. , .,
Similarly, Q4 senses a high primary voltage through resistor divider Rll, R12
and R13. At the high trip level, Q4, which is normally OFF, turns on, driving Q5 ,
OFF. Unlike the low voltage protection case which permits a delay for transients, Q6
is turned on immediately, activating the voltage protection relay. .
4.4.4 Motor Drivers and Bridges. - The ERTS recorder system contains
three motors (Headwheel, Itu balancing and Capstan) each requiring its own drive
circuitry. The circuit configuration for each motor is identical, the only difference
being the individual frequency of operation.
There has been no change in the design of these circuits. Hence, the descrip-
tion given in the Second Quarterly Report is still correct.
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4.4. 5 DC/DC Converter Worst Case Analysis. - The DC/DC Converter has
been analyzed to ensure reliable operation under the ERTS system environmental
requirements. Performance limitations of all critical functions due to component and
semiconductor parameter manufacturing tolerances and aging effects were determined.
(See Appendix H for analysis criteria.)
4.4.5.1 Design Considerations. - Since the converter outputs are unregulated,
the worst case primary supply input level and the output loading requirements must
be determined accurately in order that the output transformer turns ratio can be. ••
specified high enough to compensate for series losses.
In designing the transformers, cores should be chosen with a high flux density
to minimize the iron and copper mass. Wire size should be compatible with the load
current and, in order to reduce copper loss and interwinding capacitance effects, the
number of turns should not be excessive.
The transistor selection is based on the operating frequency, with the storage
time being made less than the switching period. The peak value of the co Hector-to-:
emitter voltage breakdown rating of each transistor must be equal to twice the supply
voltage plus the amplitude of any voltage spikes. The saturation voltage should be as-
low as possible to reduce collector dissipation and the collector current rating must
be greater than the worst case turn-on surge. Conditions which may result in
secondary-breakdown should be analyzed to ensure that the transistor specifications
are not exceeded.
Worst case primary power turn-on and turn-off transients should be measured
to determine the effects on associated subsystems.
4.4.5.2 Summary. - The converter input voltage (-24.5 Vdc primary) drops
approximately 0.37V due to series losses under worst case steady state (MSS Play-
back) and approximatdy 0.65V during initial converter turn-on. Output regulation
results are shown in Table 4-27, with the worst case deviation being +7.2, -2.3% for
the +5. 6 Volt supply, including the primary supply operating limits. Output ripple •
results are shown in Table 4-28. The overall range is 10 mVpp in the standby mode
to 40 mVpp in the MSS playback mode, both measured at the 5. 6V supply. The tenta-
tive maximum output power requirements is 47.2 watts, including the erase current,
and the calculated efficiency is approximately 83% at maximum load.
^he-push^pidl transistx3r_current_andj^lt^e^p^cifjcations^ exceed the circuit operating
requirements, and base drive is sufficient for minimum gain under worst case tempera-
ture and loading conditions. A starting circuit is included in the design to ensure
turn-on under worst case current surges.
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TABLE 4-28. DC/DC CONVERTER OUTPUT RIPPLE
Nominal
Output
Volts
+22
+8
+5.6
-8
-22
Peak-to-Peak Ripple (MV)
Standby
Mode
10
10
15
10
10
MSS Playback
Mode
25
20
40
20
25
Notes: 1. Peak-to-Peak measurements taken across
a resistive load.
2. The above measurements do not include
switching spikes.
The turn-on current surge on the primary input line is 5A peak, with a rise time of
0. 7 ms, a fall time of 2 ms and a duration of 3.0 ms. The maximum output voltage
rise time is 1. 5 ms for all supplies, and the maximum fall time is 50 ms for the
±22V supply in the standby mode.
4.4.5.3 Worst Case Analysis. - The following analysis is based on the
revised DC/DC Converter schematic shown in Figure 4-107. An ambient temperature
range of 0°C to 60° C over a 10,000 hour lifetime was used for component and param-
eter derating. Individual component specifications used in the computations are
given in Appendix A.
The converter circuit was analyzed with respect to converter input voltage
variation, maximum power requirements, starting reliability and maximum power
dissipation. In addition, laboratory measurements were performed of the turn-on
current surge, turn-off transient, output ripple and load regulation.
a. ..Converter Supply Voltage Variation. - As shown in Figure 4-109, the
converter input voltage depends on the current flow througlflhe ~Co mm anci/~
Control relays and the input choke, LG. During normal operation, the
input current is relatively constant but increases when the tape transport
motors are started.
Using the notation of the figure, the converter voltage is given by:
V = V
 - '
RK1) ' !1 (RLG + RK2 + RL1)
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Figure 4-109. Converter Input Interface Equivalent Circuits
1. Steady State Operation. - During steady state operation, with the
motor running, and assuming I. =4. 5A and l± = 2A, from equation
1, the converter input voltage is:
V. =V. -0.376V1 in
Motor Starting. - When the headwheel and Iw motor are in their
starting cycle, the peak input current is approximately I. =14. 5A.
Assuming little change in I,, then from equation 1, the converter
input voltage is:
V, =V. -0.65V1 in
b. Output Transformer Ratio. - The output transformer, T2, is shown in
Figure 4-107. The primary-to-secondary turns ratios are based on
the projected voltage drops in each of the output circuits. Therefore,
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to compensate for output losses, the open circuit output voltages as
shown in Table 4-29 are somewhat higher than the desired nominal
output dc levels. The required number of turns between transformer
taps is as follows:
Tap Numbers
11-2, 2-3
6-7, 7-8
5-6, 8-9
4-5, 9-10
Number of Turns
39
11
3
23
c. Power Requirements. - The converter efficiency may be written as:
out
P , + P,out loss
(2)
Where the output power, PQut, is the system loading requirement, and,
ploss is due to converter internal dissipation.
TABLE 4-29. OUTPUT TRANSFORMER VOLTAGE AS A FUNCTION OF
INPUT LEVEL
Primary
Voltage
Taps
1-2
25
24.5
24.0
23.6
23.1
Turns
Ratio
Secondary Voltage
Taps
6-7
7.05
6.9
6.77
6.65
6.5
0.282
Taps
5-7
8.95
8.79
8.6
8.45
8.30
0.358
Taps
4-7
23.7
23.2
22.8
22.4
22
0.95
Notes: 1. T2 Turns Ratio: Np = 39, Ns = 23, 3, 11
2. Secondary Voltages are calculated,
assuming no transformer losses.
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1. Converter Loading. - The DC/DC Converter load requirements are
shown in Table 4-30. Minimum total output power is 14. 9 watts
in the standby mode and maximum power output is 47.2 watts in
MSS playback mode.
2. Internal Dissipation. - Neglecting output filter choke losses, internal
dissipation is primarily due to discharge resistor drain, PRC,
rectifier drops, Pn, output transformer core loss, PCOre» an^ maS~
netizing current leakage, P,,. and transistor collector dissipation
(3)
P . Thus, converter internal dissipation may be written as:Q
P, =.P + P + P + P_. + P_loss RC D core IM Q
From Figure 4-107, the discharge resistor loss is:
RC
v
-
R10
v
-
R
2
12
v
-
R14
(4)
Using nominal voltage and resistor values, and substituting into
equation 4, P_, = 0.06W.RC
TABLE 4-30. , DC/DC CONVERTER LOAD REQUIREMENTS
Nominal
Output
Voltage
+22
+8
+5.6
-8
-22
Erase
Standby
ma
187
52
775
162
214
- .
TOTALS
Watts
4.12
.415
4.35
1.30
4.70
-
14.9
Record
ma
820
168
1000
292
665
130
peak
Watts
18.0
1.35
5.6
2.3
14.6
2.95
44.8
MSS
Playback
ma
530
557
2090
882
559
Watts
11.65
4.46
11.70
7.10
12.30
-
47.2
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Since each diode conducts for 1/2 cycle, the total diode dissipation is
equivalent to considering one diode in continuous conduction. Then,
P = T v + T V + 1 V + I VD +22 CR1 +8 CR3 +5.6 CR5 -8 CR7
+1 V (5)
-22 CR9 V '
Again using nominal values, and substituting into equation 5,
P = 3.88W
Core loss depends on the flux density of the core material, B, the
frequency of oscillation, and the volume of core material; or:
P = P^ A ml D (6)
core fB
where,
P = core loss at the operating frequency and nominal flux
density - watts/lb.
2A = Effective core cross sectional area - cm
ml = Mean length of the magnetic path - cm
D = Magnetic alloy density (8.7 gms/cm for nickel-iron)
For the square permalloy 80 core, nominal B = 7.4 kilogausses,
and at a frequency of 22 kHz, from the manufacturers core loss
characteristics, P = 35 watts/lb. Then substituting the core
specifications into equation 6, Pcore - 0.91W.
Power loss due to magnetizing current leakage, I.,, is:
'IM P
where, VD = the transformer primary voltage, and the magnetizing
current is given by:
= 0.794 H ml (Q)
M N - {
where,
H = the magnetizing force - oersteds
Np = number of primary turns
ml = mean length of the magnetic path - cm
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From the manufacturer core characteristics, H « 0.3, and sub-
stituting into equation 8, 1^ = 53.4 mA. Assuming the converter
input voltage is approximately equal to the primary supply, or
vp « vi = 24.5V, then substituting into equation 7, P = 1.3W.
Neglecting base dissipation and switching losses, and due to symmetry,
assuming one transistor is always ON, the push-pull transistor dis-
sipation may be approximated by:
P Q = I C V C E , (9)
Ql and Q2 collector current, Ic, may be approximated by assuming
a converter efficiency of >? = 80%, then:
- 59 wattsin 0.80
and,
For V__ = 0. 5V, then from equation 9, P^ = 0.96W.CE Q
Now, substituting the above results into equation 3, Pjosg = 7 watts.
Assuming 2-1/2 watts of other losses (switching, resistor, choke,
etc.), Pin = 47.2 + 9.5 = 56.7 watts. Then, from equation 2, pro-
jected converter efficiency is r\ =83.5%.
d. Transformer Efficiency. - By using the previously calculated transformer
losses, the output transformer efficiency, n 2, may be determined. Or:
1 in
where,
P, . = P + P - (11)1 loss core IM
From previous calculations, P^n = 56.7 watts and P^ loss = 2.21 watts,
then from equation 10, ij2 = 96. 5%.
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e. Push-Pull Transistor Amplifier. - Push-pull transistors Ql and Q2 are
driven by a saturable basedrive transformer Tl. Power is transferred
to the load through the linearly operating output transformer T2.
1. Base Drive.
Maximum Load. - The maximum base drive requirement is based on
the maximum converter load. Using a maximum load of Pout = SOW,
and an efficiency of ij = 83%, then P-n = 60 watts. The maximum base
drive requirement is given by:
(12)
where maximum collector current is:
T =
C
(13)
At 0°C, where hpE is a minimum, hpE = 26, VCE = 0.49. For Vin
= 24V, V. = 23.6V and substituting into the above equations, ~I^ =
2.6A and IB = 100 mA. Total base input power may be written as,
PB = VBE B
(14)
Substituting 0°C worst case values into equation 14, Pg = 0.26 watts.
Tl secondary voltage, V is given by:SI
VSI
B (15)
Or, VS1 = 2.5 volts. For a turns ratio of 14 (1/2 the secondary),
Vpl = 2.6 x 14 = 36.5V. Assuming a transformer efficiency of n ^
= 97%, then Tl primary power is, Pinj = 0.268W, from which the
"primary currenris~I^p=~7;35 mA~The"available primary voltage-
is:
2V = 47.26V
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The drop across the feedback resistors is:
I R = 2V - V (16)PI fb 1 PI
 ;
or, IplRfu = 10.76V, and solving for the allowable feedback resistor,
Rj, = 1470 ohms. Since R^ = R3 + R7 = 360 ohms, sufficient base
drive is available for reliable switching under worst case conditions.
Available Base Drive. - Assuming a T^ primary current of approx-
imately 8 mA, from equation 16, Vpl = 44.39V, and VS1 = 3.13V.
Since the base input voltage is:
V = V +1 R (17)SI BE B B
Substituting worst case values into equation 17, and solving Ifi:
(18)
and, at 0°C, available IB = 142 mA, and the corresponding allowable
T" = 3.90A. When translated to output power capability, the input
power is P. ' = 93W and for 80% efficiency, allowable P = 75W.in out
Transistor Turn-On Surge. - When the converter is turned on, both
Ql and Q2 initially saturate due to the turn-on surge current. The
peak collector current surge is 8A with a rise time of 0.9 ms and
an overall duration of 1.8ms. As the surge decays, the converter
begins to oscillate after approximately one ms. The above peak
collector current is well within the transistor maximum limit of 30A.
Starting Circuit. - To ensure converter oscillation at initial power
application, especially under load, an ac coupled resistor voltage
divider network has been used to supply the necessary starting cur-
rent. Using an RC circuit requires a large turn-on pulse; however,
the advantage of this technique is that dc power loss is minimized.
At turn-on, C3 appears as a short and the transistor base current is
supplied through R4. The recorder will be in the standby mode during
turn-on and the required base current is given by:
(19)
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Where I is the steady state standby collector current, which may
ft
be derived from the standby output power of approximately 20 watts.
For a light load converter efficiency of 70%, the input power is 28. 5
watts and I = 1.2A. And from equation 19, for hFE = 27, assuming
a 24 volt turn-on pulse with sufficient duration to overcome the turn-
on surge, maximum required I = 45 mA. Therefore maximum
allowable R4 is:
B
Or for a turn-on pulse Vp= 24V, and I = 45 mA, maximum allowable
R4 = 530 ohms, which fS~greater than the design value of R4 = 200
ohms, thus ensuring reliable turn-on.
The duration of the turn-on pulse is governed by the R4C3 time
constant. Nominal R4C3 = 1 ms, which is approximately equal to
the turn-on surge duration and results in only a slight decay in
available base current prior to turn-on.
4. Power Dissipation. - Maximum power dissipation will be calculated to
determine whether the converter transistors are operating within their
specified maximum dissipation ratings. In addition, their maximum
junction temperatures must be estimated for purposes of reliability
evaluation and to determine heat sink requirements.
Collector Dissipation. - Since the switching period is small compared
to the transistor thermal time constant, average power may be used
for purposes of analysis. Neglecting base dissipation, average col-
lector circuit power over a complete cycle is given as,
V>,r, (ON) 7 t +~V7~ (OFF) T~~ t
_ CE v ' c on CE ' cbo off
avg ~ T
(OFF) I t
where,
T = switching period = = 45. 5 us
£iu
t =t +t,(rise time"+ fall time)
sw r f
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Worst ease power dissipation occurs at GOT in the MSS playback
mode-. Assuming little variation in system power requirements due
to temperature, then from previous calculations, T7= 2.GA. For
a switching time of t . - 1 us, substituting worst case values into
equation 20, P ~ 1.37W for one transistor, or 2.74W for both
avti"Ql and Q2. h
Heat Sink Requirements. - Presently available heat sink area is ap-
proximately 1 in", and is limited to radiation. Radiant heat transfer
is given by:
Q - A e a (T** - T^) DTU/hr. (21)
1 1 1 2*
where,
2A -- heatsink area (ft")
e •-•- cmissivity (1 for black body)
a Stefan-Bolt/man constant (0.173 x 10~ BTU/hr-ft' R4)
T = temperature of heat sink ("Rankine)
TO • temperature of surrounding surface (°Rankine)
For a uniform heat sink temperature, equation 21 may be solved for
the required radiation area. Or,
Al = 4 (22)
Cl ° (T1 - T2>
Since maximum allowable junction temperature is 110°C, T. = 690°R.
For To = GOT = GOO°R and Q = 2.74 watts = 9.35 BTU/hr., solving equa-
tion 22, the minimum allowable radiant heat sink area is Aj = 7.9 in2.
Therefore, the present heat sink area must be incr-eased or some
means of heat conduction should be provided.
In a failure mode, the input voltage may increase to about 27V before
the Voltage Protection circuit will activate. The resulting Ql and Q2
worst case power dissipation will be approximately 3 watts. However,
manufacturer's allowable junction temperature is 175°C and, if the
heat sink requirements for normal operation are fulfilled, the trans-
istors will not be damaged.
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5. Breakdown Voltages. - Due to push-pull operation, the converter
transistor reverse voltage is twice the input supply voltage plus
switching transients. Or, minimum allowable collector-emitter
breakdown voltage is given by:
> 2 Vx (1+0.20) (23)
The minimum allowable Vrv,~ = 60V. From the manufacturer's
specifications, maximum VQ^Q = 90V, which exceeds the converter
requirements.
Manufacturer's specifications for secondary-breakdown with the base-
emitter junction forward biased are: 30A at 25°C, derated by 25% at
60°C (22.5A), which is much greater than converter circuit transients.
The allowable base-emitter junction reverse votlage is 7 volts, which
is less than the peak base input reverse voltage of approximately 3 Volts.
f. Converter Output. - The connector output circuit consists of the full wave
rectifiers, LC filters, and square wave erase signal.
1. Rectifiers. - Due to their forward voltage drop, rectifier power dis-
sipation is substantial and considerable heat dissipation is required.
Power Dissipation. - Since all the rectifiers are mounted on a common
heat sink, worst case heating occurs for maximum total power dis-
sipation, or in the MSS playback mode. Diode average power dissipation
may be written as:
P _ Vf *f *ON + VR TR *QFF
 +
 Vsw Tf *sw
avg T 3T
where,
t =t +t (diode rise and fall times)
sw r f
_Q
For t = 0.4 us, t /T = 0.494 and tg /3T = 2.93 x 10 . equation
24 reduces to,
Pavg = Vf Jf (°'494) + VR *R <°'494) + Vsw
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Substituting worst case values into equation 25, at 60°C, the diode
dissipations are as follows:
CR1/CR2 - 2 P = 0.514W
avg
CR3/CR4 - 2 P =0.506W
avg
CR5/CR6 - 2 P = 2.128W
avg
CR7/CR8 - 2 P =0.812W
avg
CR9/CR10-2P = 0.542W
avg
Total rectifier dissipation = 4.5W
Heat Sink Requirements. - The diode heat sink has been designed such
that a low thermal resistance contact will be maintained between the
heat sink and the Electronic Unit chassis, resulting in what is con-
sidered an infinite heat sink. Therefore, the maximum case tempera-
ture will be approximately 60°C; and for a thermal resistance of
0J-C = 9°C/A, the maximum diode junction temperatures will be as
follows:
CR1/CR2 - 64.8°C
CR3/CR4 - 65°C
CR5/CR6 - 78°C
CR7/CR8 - 67.9°C
CR9/CR10 - 65°C
which are well within the maximum allowable diode junction tempera-
tures of 110°C.
2. Filters. - Each of the full wave rectified outputs is filtered by an LC
filter. Since the input signal is a square wave, the filter dc output is
equal to the peak square wave input. The only ripple is due to unsym-
metrical levels resulting from component tolerances. In addition,
switching spikes of 300-400 mV peak-to-peak, which are not com-
pletely suppressed by the LC filter, appear on the output. These
spikes have been suppressed considerably with the addition of ferrite
beads on the transformer output leads.
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g. Erase Output. - The 46 Vpp square wave erase current signal is tapped
off the +22V winding (tap no. 4) through a 180 ohm resistor. Since the
erase current is used only in the Record mode, it does not add to the
worst case converter load, which is MSS playback mode.
The erase head impedance is given as L = 0. 75 mH and RL = 0. 55 ohms.
Thus, assuming the erase output approaches a current source, the
minimum peak erase current is given by:
Or, F* = 125 mA peak. Neglecting the coil resistance, the current rise
time is given by:
T =^~ (27)
r R19
Using nominal values, T =4 .2 us, which is approximately one-fifth of
the current pulse width.
The series resistor (R19) power dissipation may be calculated from:
2
P = -^— (28)
E R19
Using nominal values, P = 3W.
.L
4.4.5.4 Laboratory Test Results.
a. Primary Power Switching. - Since the dc/dc converter represents a RLC
load, when the primary power is turned on or off, both current and voltage
transients result at the input and output.
1. Input Transients. - The primary power input turn-on/off current
surge is shown in Figure 4-110. The turn-on surge is about 5. 5A,
with a rise time of 0.7 ms, fall time of 20 ms, and a transient
-- duration of-370 ms.-(measured-at the-50% level) *-A-turn=off .current —
surge of about 1. 5A was measured. Since the input choke is shunted
with a damping resistor and a diode clamp is used, turn-on/off
voltage transients were negligible.
*Subsequent measurements on a second model have shown a lesser turn-on
transient, which may be attributed to component tolerances.
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3A/Division
0.5 ms Division
Figure 4-110. Primary Voltage Turn On Current Transient
2. Output Voltage Transients. - The output voltage turn-qn/off tran-
sients are shown in Figure 4-111. A 5% overshoot of about one ms
duration occurs during turn-on for all five outputs driving a resistive
load, at the standby power level. Again, using standby power loading,
the output rise time is 1. 5 ms for all supplies and the fall times are
50 ms for ±22V, 30 ms for ±8V and 2 ms for +5. 6V.
No significant transients occur on the converter outputs when switching
between standby and MSS playback power levels.
b. Converter Regulation Data. - Converter regulation test results are shown
in Table 4-27. Data were taken for three primary power levels -24.5 and
-24.5 ±2% under standby, record and MSS playback load requirements.
The overall voltage variations are: +22V+3.2, -4.1%; -22V, -3.2, +4.5%;
+8V, +3.1, -4.5%;-8V, -1.4, +4.8%;+5.6V, +7.2, -2.3%. The above
voltage ranges are all within the original specifications except for the
+5.6V high level, which is about 2% too high. However, the higher 5.6V
level is required, since it decreases considerably with loading, relay
contact and line losses.
4.4.5.5 Conclusions and Recommendations. - Worst case analysis of the
DC/DC converter has shown that the circuit will operate reliably over the temperature
range of 0°C - 60°C for a lifetime of 10,000 hours under a projected maximum load
of 50 watts. In order to meet system maximum transistor junction temperature re-
quirements for Ql and Q2, either a large heat sink will be used to increase the radia-
tion area, or additional dissipation will be provided by utilizing heat conduction
techniques.* Since the starting circuit is ac coupled, a turn-on pulse of at least 12
*Design of the transistor heat sink has not been finalized due to collector
capacitance considerations with regard to switching transients.
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volts is required to start the converter. In addition, due to the turn-on current
surge, the start is delayed approximately one ms until the surge subsides. It should
be recognized that since there is no internal regulation in the converter, the dc
output levels are sensitive to both primary input voltage changes and output load
variations. Thus any revision of the present converter input/output specifications
may require modifications of the output transformer turns ratio to compensate for a
corresponding increase or decrease in dc supply level.
The measured converter turn-on current surge rise time of 0.7 ms is much
faster than ERTS system specifications allow. However, the peak surge is a short
transient which may not be detrimental to the primary power supply operation. To
increase the turn-on time would require a larger input choke to suppress the current
surge, or a reduction in the amount of output filter capacitance to decrease the charging
current. A larger choke would add considerable size and weight to the system, and less
filter capacitance would increase the output ripple. Thus, neither of the above solu-
tions is entirely satisfactory and some other compromise should be considered if the
present turn-on current transient is undesirable.
4.4.6 Voltage Protection Circuit Worst Case Analysis. - The Voltage Pro-
tection Circuit has been analyzed to ensure reliable operation under the ERTS system
environmental requirements, using the criteria of Appendix H. Performance limita-
tions of all critical functions due to component and semiconductor parameter manu-
facturing tolerances and aging effects were determined.
4.4.6.1 Design Considerations. - Sufficient drive capability must be pro-
vided in order that the switching circuits may operate properly under maximum load,
minimum gain conditions. At the same time, quiescent stability must be maintained
under high gain, high leakage current conditions.
During an increase in primary voltage, recorder disconnect should be as fast
as possible, preventing component degradation due to overstressing. On the other
hand, for a decrease in primary voltage, recorder disconnect must be delayed a
minimum of 35 ms to avoid shut down during the switching of the primary voltage
regulators in the event of regulator malfunctions. Since a number of components,
particularly motors, begin to overheat under low voltage operation, maximum low
voltage disconnect delay should not be excessive.
Components directly related to the trip voltage adjustment should be selected
to minimize trip point drift due to both temperature and aging. Trip point control
potentiometer range must be great enough to allow trip point adjustment for worst
case components.
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4.4.6.2 Summary. - Following a preliminary analysis, several changes
in component types and values were incorporated into the voltage protection network
to improve both performance and stability. Changes are shown in the component list,
Appendix A, and Figure 4-108 reflects the revised circuit, to addition, the analysis
and results discussed below pertain to the revised network.
The voltage protection circuit series voltage regulator was found to be stable
throughout the primary supply range of 18-39 volts. Overall output variation, V ,
was approximately +1, -4% of nominal. Load regulation and temperature stability
were also adequate, to addition, reliable circuit operation is possible for transients
as low as 12.6V and a continuous low voltage level of 13.8V.
At continuous voltage levels of less than 13.8V, the voltage protection circuit
will be inoperative. However, such a failure mode of the primary voltage supply is
considered to be unlikely and would also leave the recorder inoperative.
The trip point reference voltage, V™* is virtually independent of load
current, temperature variations and the effects of aging. Maximum reference drift
is less than ±0.1%.
All switching stages exhibit adequate gain for minimum h , maximum
loading conditions, and are stable under maximum hp^, high temperature conditions.
The maximum continuous power dissipations of transistors Q2 throughQ5 are well
within allowable limits, butQl requires a small heat sink to maintain the permissible
junction temperature of 110°C during continuous high Vcc operation.
The minimum low voltage turn-off delay is 41 ms, which exceeds the system
maximum transient of 35 ms. Maximum turn-off delay is 321 ms which is compatible
with power transistor thermal time constants and motor response times.
The high voltage turn-off delay is caused by the accumulation of relay activa-
tion times, resulting in a maximum delay of 12 ms.
Worst case trip point drift as a result of temperature and aging are Vcc +
0.58, -0.45% and Vcc ±1.6%, respectively.
4.4. 6.3 Worst Case Analysis. - The revised Voltage Protection Circuit is
shown in Figure 4-108. The following analysis is based on the recommended
-component-change s-listed-inAppendix A;—An ambient-temperature-range-of-0°C~to
60°C over a 10, 000 hour lifetime was used for component and parameter derating.
As given in the system specifications, the continuous primary power variation is -20
to -34.5 volts, with 35 ms transients of -18 or -39 volts peak. Relay coil resistance
variations as a function of temperature were determined linearly using the temperature
coefficient of copper. When derated transistor parameters were not defined in
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manufacturer's specifications, the derating criteria shown in Appendix H were
applied. These parameter derating guidelines are considered to be applicable to
the ERTS system worst case requirements. Appendix H also contains a summary of
resistor and capacitor derating factors as specified by Mil Standards.
a. Regulator Stability. - Ql output voltage variation has been determined as
a function of primary voltage change, loading and temperature.
1. Regulator Load Variation. - The regulator load is essentially constant
during normal operation, but increases due to relay energizing
current when the circuit is activated. Thus load current is given by:
L Quiescent Relays * '
From Figure 4-108, the quiescent current, assuming Q4 and Q6
cut off and neglecting leakage current, is
Quiescent !E1 *R3 + *C2 + TC3 + *C5 (2)
and,
Delays = XC6 + TvP (3)
where,
VP = Voltage Protection Relay
Using nominal component values at 25°C; quiescently, IEI = 17.5 mA.
Since the relay coil resistance decreases with temperature, relay
currents were computed at 0°C. Adding the currents for L, and
^VP' *ReHvs ' 138.8 mA. Substituting the above results into
equation 1, at the trip point IL = 156.3 mA. However, the base
current change of Ql is small due to loading compared to the
nominal reference diode reverse current and, as a result, refer-
ence variation is primarily dependent on the change of reverse
current resulting from the primary voltage, Vcc variation.
2. Primary Voltage Variation. - As the primary voltage varies over
the range -18 to -39 volts, the current through the reference diodes
VR1 and VR2 changes due to both Vcc and the increased loading re-
sulting when either the high or low voltage trip levels are exceeded.
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From Figure 4-108, diode reverse current is:
'z - "M - 'BI (4)
Since,
Then I2 as a function of both Vcc and Ql base current is:
V - Vvcc BI
I = - — , (6)Z R , v >
Assuming Vp.1 relatively constant, ^may be determined at various
levels of Vcc. Thus using the diode reverse current vs breakdown
voltage characteristics, as shown in Table 4-31, VBI may be deter-
mined as a function of Vcc. Also, as shown in Table 4-31, the variation
in breakdown voltage temperature coefficient has been obtained as a
function of reverse current. Using the results of the table, VBI varia-
tion is +0. 64% with increasing Vcc and -0.96% with decreasing Vcc.
The value of Vcc continuous, as which zener regulation ceases, that
is, Iz = 0, may be computed from equation 6, letting Vgj = 11.8;
then, Vcc = 18.6V. Similarly, the minimum transient value of Vcc
at which zener regulation ceases is Vcc = 12.6V. If the regulated
voltage, VE,, is permitted to drop to 9.25V (the minimum relay
activation voltage) continuous Vcc operation is limited by the saturation
of Ql, and continuous minimum Vcc = 13.8V.
Temperature Stability. - As shown in Table 4-31, the zener diode
temperature coefficient is related to the magnitude of reverse current.
The mean value approaches 0 at the recommended breakdown current
of 8 mA, and the maximum coefficient, -0.4%/°C, occurs at break-
down currents of less than one mA. In general, the variation of V,,,
due to changes in temperature is negligible compared to the effects of
breakdown current variation.
b. Trip Reference Level Stability. - Zener diode VR3 provides the trip reference
level for both high and low voltage sensing. Thus since small changes in
reference level are amplified by the sensing resistor dividers, load and
temperature stability are critical.
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TABLE 4-31. VARIATION OF BV VS. Vcc FOR 1N825
Vcc
39 AT
34. 5 AT
27 AT
27 BT
24. 5 BT
22 BT
22 AT
20 BT
20 AT
18 BT
18 AT
iz(mA)
12.9
10.1
5.2
9.15
7.55
5.85
1.80
4.45
0.5
3.2
0
Typical
BV
6.32
6.3
6.27
6.3
6.28
6.27
6.18
6.26
6.1
6.22
Max.
Temperature Coef.
(%/°C)
+0.01
+0.01
+0.008
+0.01
+0.01
+0.01
+0.005
+0.008
0
+0.008
-0.005
-0.005
-0.02
-0.008
-0.01
-0.012
-0.03
-0.02
-0.04
-0.02
Typical
VB1
12.64
12.6
12.54
12.6
12.56
12.54
12.36
12.52
12.20
12.44
11.1
NOTES: 1. BT = Before Trip Condition
2. AT = After Trip Condition
3. Typical Values are at 25°C
4. V_, = 12.4V, I = 0.55 mA, I AT = 4.6 mA .
Bl Bl • Bl
1. Load Variation. - The supply voltage, VE1, is relatively stable;
therefore, reference voltage VB2 variation is due mainly to the
change in reverse current resulting from Ijj2 variation. Maximum
change in IB2 results when Q3 turns off, causing 1^2 to increase by
2.86mA. Thus, for hFE2 = 57,
AIB2 = 50 uA,
which is negligible compared to the nominal reverse current of 8.5 mA.
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2. Temperature Variation. - By operating VR3 at its recommended reverse
current, Iz = 8.5 mA, the mean temperature coefficient is 0 and the
maximum value is specified at ±0.008%/°C. In terms of breakdown
voltage the variation is ±17 mV at 60°C and ±12 mV at 0°C.
The effect of reference level variation due to temperature on trip point
stability is discussed further under a following section, "Trip Level
Stability."
Circuit Drive Requirements. - The worst case drive requirements have been
calculated for transistors Q5 and Q6, which operate as saturating switches
with limited available current drive. On the other hand, detailed analysis
of Q3 and Q4 is unnecessary since the available current drive through the
resistor dividers is much greater than the typical base current flow.
1. Relay Driver (Q6). - The maximum base current required to activate
relay K. is:
(7)
At 0°C, where coil resistance and hFE are minimum, IC6 = 28.2 mA
for the minimum relay activation voltage of 9V. Now for a minimum
nFE = ^' substituting into equation 7, maximum required I-gg =
0.47 mA. Similarly, the minimum base current which will produce
turn-on is:
(8)
At 60° C, where coil resistance and hpj; are maximum, I^g = 18. 7
mA. And, from equation 8, for hpj; = 375, Ige = 50 uA. Thus, for
reliable operation, the minimum available Igg from either Q3 or Q5
must be sufficient to cause relay activation, while maximum leakage
currents must be low enough so that Q6 remains OFF under worst
case, normal primary voltage conditions.
Since both circuits (Q3 and Q5) driving Q6 are identical, the available
drive current for the above conditions may be determined by considering
only Q3.
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OFF Stability. - When Q3 is normally ON, Qg is OFF, and to insure
that Qg remains OFF under worst case conditions, the following
criteria must be fulfilled:
V <V + V + 2V (9)C3 BE6 VR GR { '
•
-At 60° C, where !„« is minimum and Vnv is maximum, the left side
J3O ^V
of equation 9 is VpB -- 6. 32V. For solution of the right side of equa-
tion 9, the minimum Qg turn-on voltage at 60°C is given as Vj^g -
0.58V. To determine the diode voltage drops, their current flow
must be known. Assuming I^ng ant^ *CR3 = ^' as ^C3 *ncreases
the current through CR4, CR5 and VR4 will be:
(10)D B6 R18 ( '
As calculated from equation 8, IRfi =50 uA. Then, from equation 10,
ID •- 290 uA. Using this value 01 current, from the diode transfer
functions, VyK - 5. 64V and VCR = 0. 4V. Or, V^^ + V „ + 2V^ =
7.02V and since 6.32<7.02, the requirement of equation 9 is fulfilled.
Base Drive. - As determined from equation 7, the maximum Qg base
current requirement is Igg.- 0.47 mA. Thus, to ensure worst case
relay activation, minimum available IB6 must meet the requirements,
I n r>0.47 mA (11)pfa
Neglecting leakage current at 0° C, and assuming Qg to be OFF,
then the available drive current is :
V -V -V -V -V -VEl CR3 CR4 VR3 BE6 BE6
For Vcc = 20V, VEI =10. 77V at 0° C and, substituting worst case
parameters into equation 12, IBg - 0.49 mA. Or, from equation 11,
since 0.49XJ.47, the worst case base current requirement is fulfilled.
2. Q5 Drive. - Transistor Q,. is driven by Q4, with Qg normally ON and
Q. normally OFF. The maximum base current required to turn-ON
Q5is:
(13).
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Under worst case conditions, 0° C and Vcc = 39V, !__ = 3.5 mA,
and for hFE5 = 57, from equation 13, IB5 = 0.062 mA. Thus, for
reliable turn-on, minimum available base current must meet the
requirement:
I > 0.062mA (14)Bo
Neglecting leakage current, and letting VE be equal for both the
maximum and minimum conditions,
V - V - V - V VEl CR1 BE5 E2 BE5 .....it- -^ ^
and substituting worst case values into equation 15, L_ =0.99 mA,
fulfilling the requirement of equation 14, 0.99 0.0627
With Q4 ON, Q5 OFF stability is given by:
VC4>VB5
where,
V =V +V (17)C4 E2 VCE4 l '
and, assuming diode leakage current is >;
At 60° C, subtracting VE2, equation 17 results in VC4 = 0.28V and
equation 18 results in V^5 =0.35V. Thus, since 0.28<0.35, the
requirement of equation 16 is fulfilled, or CR1 is reverse biased.
d. Voltage Protection Trip Delay. - To avoid unnecessary recorder turn-off
during brief low voltage transients, low voltage cut-out is delayed for a
minimum of 35 ms. Any high voltage trip delay is due to inherent circuit
- and-component_delays. ___________ ________
1. Low Primary Voltage. - When Vcc drops below 22V, Q3 cuts off
and C- begins changing toward VEI. The minimum charging time
is given by:
-El C3f
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where,
V = V when relay Kl reaches the minimum required
dot , Co ,,turn-on voltage.
Using the results obtained for Relay Driver Q6, YC = 6. 32V,
VC3f = 7-02V5 tetting VE1 - 12.13V, then, from equation 19,J.=
41. 5 ms at 60° C. System specifications give the primary voltage
transient maximum duration as 35 ms; thus, the calculated minimum
delay is adequate.
The maximum delay occurs for maximum drive conditions, at 0° C
with minimum h™0. Thus,
•
V "- V
T =R^ q Ln E1 £ (20)
El C3f
_For VEI =10. 8, substituting worst case parameters into equation 20,
T=32lms.
2. High Primary Voltage. - When Vcc increases above the high voltage
trip level, the transistor switching times, being less than a micro-
second, are negligible. Thus the speed of high voltage protection is
limited by the activation times of relays Kl and KVp. Or, high
voltage protection time delay is:
T
 =
TK1 +TKBV
From the manufacturer's specifications,TKI - 2 ms andT,
10 ms, or substituting into equation 21,~F=T2 ms.
3. Power Turn-off. - When Vcc drops to 0, either by grounding or
opening the input, QI cuts off and, assuming Co and Cg are charged
to Vgj, the equivalent circuit shown in Figure 4-112 applies.
V _ decay is given by:ill
t = RCLn ^7- (22)
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a. Simplified Discharge Current Paths
b. Resistor Equivalent
Figure 4-112. Voltage Protection Circuit Equivalent Circuit for Vcc = 0
Since the capacitor discharge time will change when the trip relays
activate (S^ closes), the discharge time consists of two components,
or,
t =t, + t0 (23)
where,
t = R9C1, decay time for relay activation
t = 12 ms, the maximum relay activation time
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Since the maximum low voltage delay time is 321 ms, then t^ = 321
ms, and including the relay activation times t = 333 ms. Assuming
Eft = 9.6V and EF2 = 9.25V, required capacitance to ensure the
voltage protection relay opens during primary power turn-off, is
C = 4350 uF.
Since this value of capacitance is physically large and would add un-
necessary weight, it has not been incorporated into the present design.
Thus, the voltage protect relay will not be activated during complete
power failure or normal turn-off.
e. Potentiometer Limits. - The worst case switching limits have been cal-
culated for Q and Q4 to ensure that the trip point adjustment potentio-
meters, R6 and R12, exhibit the required setting range.
1. Low Voltage Trip (R 6). - To ensure that Q3 can be adjusted to cut
off at the low voltage trip point, the requirement is:
VB3L * VB3T (24)
where,
V = base voltage at the trip setting.B3T
V = base voltage at the potentiometer low limit. i
B3L ' ' j
For Vcc = 22V, at 25° C, VB3L = 5. 65V and VR3T =5.7V, and since
5. 65 < 5. 70, the requirement of equation 24 is satisfied. \.
The potentiometer upper limit requirement is:
T*> O TT ~~~ TJ QT* '
DOll DO L
where,
V = base voltage at the potentiometer high limit.B3H
For Vcc - 22V at 25° C, VBqH = 7. 5V and VBST = 6.3V, and since
7.50>6. 30, the requirement of equation 25 is satisfied.
352
2. High Voltage Trip - (R12). - R12 is initially adjusted so that Q4 turns
on at the high voltage trip point, Vcc = 27. Thus the high limit re-
quirement is:
V >T— (27)
B4H- B4
For Vcc = 27, at 25° C, VB4H - 7.03V, V^ =6.51V, and since
7.03>6.51, the requirement of equation 27 is satisfied.
The potentiometer lower limit requirement is:
V < V (28)VB4L ~ _B4
For Vcc = 27V, at 25° C, VB4L = 4.82V, V^ = 5. 89, and since
4.82 <5.89, the requirement of equation 28 is satisfied.
f. Transistor Power Dissipation. -
1. Regulator Qj
Power Dissipation. - Q, is a Class A amplifier which has a maximum
power dissipation given oy:
P ^~V 1— (29)1 CE1 Cl
The worst case power dissipation occurs at 60° C, with Vcc = 34.5V,
and both relays Kj and Kyp energized. From Figure 4-108, maxi-
mum collector current is:
- "NI'EI V"P] <30)
And for the above worst case condition, TC = 156 mA.
Since,
V - T R 2 ( 3 D
Then for continuous operation, Vcc =34.5,_yE1 = 12.67 and
18V. Thus, substituting into equation 29,1^ - 2.8W.
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Heat Sink Requirements. - Transistor, junction temperature for free
air operation may be .determined from,
T = T A + 6_ . P (32)J A J-A v
where,
T = ambient temperature (°C)
A.
6T . ,- thermal resistance from junction to free air (° C/W)J—A
P = transistor power dissipation (watts)
For TA = 60° C, and ©J_A =34.875° C/W, the maximum junction
temperature of Q^ is Tj = 158° C. Since the ERTS system maximum
allowable transistor junction temperature is 110° C, a heat sink will
be required by Q, to reduce its junction temperature.
If the heat sink is assumed to be isolated, preventing conduction,
then heat transfer from the heat sink is entirely due to radiation.
When the area of the heat sink is made smaller than the area of the
surrounding surface, the radiant heat transfer in BTU/hr. is given
by,
Q = A1 GI er (Tx4 - T24) (33)
where,
AI = heat sink area (ft.2)
e.. - emissivity (approximately 0.8 for unpolished copper)
* = Stefan-Baltzman constant (0.173 x 10~8 BTU/hr. -ft.2-R4)
T = temperature of heat sink (° RanKine)
T2 = temperature of surrounding surface (° RanKine)
Since the heat sink is copper, which has a high conductivity, it may
be assumed that the temperature of the heat sink is uniform, and that
the required area may be calculated for a given heat transfer. Solving
equation 33 for Alf
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A = . (34)
Then converting watts to BTU/hr., Q = 9.6 BTU/hr. And for TI =
690° R, T = 600°R, solving equation 34, required heat sink area
is A- = 10 in .
2. Q2, Q3, Q4, Q5 and Q6 Dissipation. -
Q2 Dissipation. - For 0,3, which operates as a Class A amplifier,
the dissipation is:
P =V I (35)
*2 CE2C2
Maximum I results when Vcc is low and Q~ is OFF. Or,C2 "
~T~ =1 -I (36)1C2 R4 C5
Maximum V0_. is given by:
^V - V (37)CE2 El E2
At 60° C, for Vcc = 20V, substituting worst case values into the above
equations n^ =7. 35 mA, VC£2 - 6.09V and"F2 = 44.7 mW.
Q3 Dissipation. - Assuming Q3 ON, the power dissipation is:
~p~ = "y" I (38)
3 CE3 C3
Then for I . - 3.43 mA and V__ 0 - 0.28V, P_ =0.96 mW.
C3 dJiO "
Q4 Dissipation. - Assuming 04 ON, the power dissipation is:
=~V I (39)CE4 C4
Then for I ^ = 1.66 m A a n d V _ _ . = 0.28V, P. =0.46 mW.O4
Q5 Dissipation. - Assuming Q ON, the power dissipation is:
• • ' — ' " • ' • ii-ii— Q
"p" = V I (4°)
*5 CE5 C5
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Then for I - 3.43 mA and V _ _ _ - 0.28V, P_ -0.46 mW.O5 CE5. 5
Q6 Dissipation. - Assuming Qg ON, the power dissipation is:
P = V I (41)6 CE6 C6 ( '
Then, for t = 31.6 mA and V.,,,. -0.43V, P. = 13.6 mW.Co CE6 b
g. Trip Level Stability. - The trip level variation is directly proportional
to the change of Q3 and Q. base reference voltage due to component
temperature coefficients and aging.
1. Temperature Effects. - The reference level temperature stability
depends on the temperature coefficients of both diode VR3 and the
resistor divider sensing networks.
Low Voltage Trip. - Assuming potentiometer Rfi centered, Vcc con-
stant, and the Vgg temperature coefficients of Q2 and Q3 approxi-
mately equal (transistors are of the same type with similar loading),
VB3 drift due to resistor change as a function of temperature may
be determined. Q3 base voltage is given by:
Rfi(R7 + -r2) Vcc
V = - -  - - (42)
B3
At 25° C, the nominal base voltage level VB3 = 0.2510 Vcc, and at
60° C VB3 = 0. 2516 Vcc. Thus, the maximum change in V™ due to
resistor variation is +0. 0006 Vcc. In terms of Vcc trip point vari-
ations, since VB3 = 0.251 Vcc, the trip point drift from the 25° C
setting is Vcc +0.24%. The total drift due to temperature also in-
cludes the reference level variation of +17 mV as determined above
(Trip Reference Level Stability). In terms of Vcc, the drift is
+0. 28%. Thus, the total worst case low voltage trip point drift
due to temperature is Vcc +0. 52%. . '
High Voltage Trip. - Since Q^ operates at a lower collector current
than Q2, the trip point drift due to the VBE temperature coefficient
must be included along with the drift due to the resistor divider and
reference level change. The effects of VBE drift on Vcc is:
AV = K A V _ ' (43)
cc BE
where nominal K = 4. '.
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From the transistor specifications, AV = -0.1 mV/° C. Or, for
a temperature change from 25° C to 60°C, AV = -3.5 mV; and,
from equation 43, AVcc = +14 mV = +0.058%.
Now, using the results for low voltage trip, which are applicable due
to the similarity of the resistor divider ratios, total high voltage trip
point drift is Vcc +0.58, -0.46%.
2. Aging Drift. - The effect of aging on the zener reference breakdown
voltage is negligible, and, assuming V drift due to aging is identical
for the transistors, the trip point drift as a result of component aging
will be entirely due to resistor variation. As noted above, the resistor
divider ratios are similar for both the low trip point and high trip point,
resulting in approximately identical drift coefficients.
Analyzing the low voltage case, from equation 43,
AV = 4 AV (44)
Substituting worst case values into equation 42, V = 0.255 Vcc, and
AVB3 -0.004 Vcc. Translated to the primary voltage level, aging
results in a trip point variation of Vcc _+!. 6%
4.4. 6.4 Conclusions and Recommendations. - With the recommended compo-
nent values incorporated into the Voltage Protection circuit, worst case analysis has
shown that all operating requirements have been satisfied over the temperature range
of 0°C - 60°C for a life-time of 10,000 hours. However, for reliable high temperature
operation, a heat sink must be provided for Qj. As shown in the previous analysis, if
heat transfer is strictly due to radiation, a minimum surface area of 10 in^ is required.
It should be noted that the specified area may be reduced considerably if heat transfer
due to conduction is also utilized.
For the T013 size transistors (Q2 thru Q5) , the maximum allowable dissipation
in a zero gravity environment is 27 mW for an unpointed surface and approximately
45 mW for a painted surface. Therefore, Q2 should be painted in order to conform
with the maximum allowable junction temperature requirements.
As a matter of record, the analysis has shown that in the event of instantaneous
~failure~(Vcc=~0)7-the voltage protection-relay- will-remain-in its -
original state.
A summary of the voltage protect response to continuous and transient voltage changes
is shown in Tables 4-32 and 4-33, respectively.
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TABLE 4-32. VOLTAGE PROTECT RESPONSE FOR A DISCRETE
LEVEL CHANGE
Voltage
Level
27-34.5
22-27
13.8-22
0-13.8
Circuit Response
Drop-out after a maximum of 12 ms
No drop-out
Drop-out after a maximum of 333 ms
No drop-out for a fall time of less
than 40'to 333 ms, depending oh
component .tolerances.
TABLE 4-33. VOLTAGE PROTECT RESPONSE FOR
TRANSIENT LEVELS . '. -
Transient
Peak
27-39
22-27
12.6-22
0-12.6
Circuit Response
t<12 :
Drop-out depends
on relay activation
times • • . • • ' ,
No drop-out
No drop-out
No drop-out
12<t<40
Drop-out
No drop-out
No drop-out
No drop-out
40<t<333
Drop-out
No drop-out
Drop-out depends
on component
tolerances
No drop-out
Note: t = transient duration in ms.
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4.4.7 Motor Drive Circuits Worst Case Analysis. - The motor driver circuits
reviewed are used for three separate motors: Capstan, I<r, and headwheel. An identical
drive circuit is used for $\ and #2 °f a given motor, and the drive circuits for the three
motors use identical configurations, differing only in the frequency of operation and
transformer turns ratio.
The analysis results include principally worst case component stress levels and
worst case drive levels. This assures that all components are operated within allowed
stress operating factors and that transistors have sufficient drive levels to support
their respective loads. Specifications for critical semiconductor components were
reviewed to assure adequate controls over important design parameters.
In the process of initial calculations, certain component changes were
found necessary or desirable. This report incorporates the latest changes, which are
described in Appendix D.
4. 4. 7.1 Design Assumptions. - The basic review calculations were made for a
temperature range of 0°C to 460° C, and for power supply variations of ±7% about nomi-
nal.' Important design assumptions are tabulated in Appendices D and H. Certain of the
more critical parameters are controlled by RCA specification control drawings, others
are parameters used as guides for design calculations, usually obtained from device
characterizations from manufacturer's data sheets. The appendix contains plots of
certain important semiconductor characteristics.
4.4.7.2 Component Stress Analysis
a. Low Level Signal Drive Circuits. - The low level drive circuits have the
same basic configuration with minor differences for the Headwheel, Capstan
and Icu circuits. The basic configuration is shown on Figure 4-113.
The motor reversing circuit, Z3, is used only by the capstan circuit. For
the Headwheel and I to circuits, transistor Q9 is shared by two switched return
circuits, designated Q10 and QlOl. The results of the stress analysis for
this group of circuits are shown in Table 4-34.
b. High Level Signal Drive Circuit. - The high level drive circuits (Figure
4-114) are comprised of the transformer and motor bridges transistors
with associated components. Although the configuration is identical for the
three motor types, the operating currents and resulting dissipations are
different,-and-are-shown-separately in-Table 4-35. „
4.4. 7. 3 Graphical Calculation of Power Transistor Drive. - Since the method
of base drive to the power transistors approximates a fixed base voltage type drive,
the non-linear VjjE versus IB characteristic of the transistor necessitates the use of
graphical analysis methods to determine drive values. The equivalent circuit is
shown in Figure 4-115.
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TABLE 4-34. LOW LEVEL SIGNAL DRIVE CIRCUITS
STRESS ANALYSIS
Symbol
Rl
R2
R3
R4
RS
R6
R7
R8
R9
RIO
Rll
R23
R24
to
R26
H2S
R29
R30
R31
R32
R33
R34
Cl
C2
C3
C4
C5
C6
C12
C13
Dl
D2
D3
P»rt No.
RNH55C6190
RNR55C4221
RNRS3C21S2
RNH55C4642
RNR65C1001
RNR85C6810
RNR65C6810
RNR5SC4221
RNRSSC6810
RNR55C4221
RNR65C1000
RNR55C0180
RLR07C103J
RNR55C1003
RNR55C1781
RNH55C1431
RNR60C1651
RNR55C1502
RNR55C3320
RNR55C1000
CSH13G226K
CSR13G226K
CSR13F228K
CSR13F226K
CKH06BX104KP
CSR13O226K
8150546
8150546
1NC45
1N645
1N64S
Nominal
Value
619 obma
4.22K
21.5 K
46.4 K
1 K
681 ohms
681 ohms
4.22K
681 ohms
4.22 K
100 ohms
18 ohms
10 K
100 K
1.78 K
1.43 K
1.65 K
.15 K
332 ohms
100 ohms
22 uF
22 uF
22 UF
22 uF
0.1 UF
22 UF
1 uF
1 UF
-
-
-
Tolerance (%)
Initial
1
1
1
1
1
1
1
1
1
1
1
1
5
1
1
1
1
1
1
1
10
10
10
10
10
10
10
10
-
-
-
Design
2
2
2
2
2
2
2
2
2
2
2
2
10
2
2
2
2
2
2
2
-
-
-
Rated Stress
100 mW
100 mW
100 mW
100 mW
250 mW
250 mW
250 mW
100 mW
100 mW
100 mW
250 mW
100 mW
250 mW
100 mW
100 mW
100 mW
125 mW
100 mW
100 raW
100 mW
50 V
50 V
35 V
35 V
200 V
15 V
50 V
50 V
V_ = 225 V
K
T = 200'C
VD = 225 V
n
T « 200'C
vB.»v
T " ZOO'C
Actual
Stress
(Nominal)
1.3mW
0.12 mW
4.48 mW
2.96 mW
81.2 mW
121 mW
11.7 mW
0.58mW
19.4 mW
0.58 mW
8.97 mW
18.45 mW
» 0
0.76mW
3.8 DiW
36.3 mW
36.9 mW
14.4 mW
0.32 mW
0.34
 MW
22.25 V
22V
6.63 V
9.6 V
60V
5.02V
22V
8 V
4.7 V
60.8*C
5.15V
61.J*C
0.9 V
60 'C
%of
Rating
1.3
0.12
4.48
2.96
32.5
48.4
4.68
0.58
19.4
0.58
3.59
18.45
0
0.76
3.N
36.3
29.6
14.4
0.32
0,0
44.4
44
19
27.4
30
33.5
44
16
2.09
30.4
2.29
30.5
0.4
30
Max.
Allowed
% Rating
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
50
60
60
60
60
60
60
60
60
80
55
80
55
80
55
Remarks
Test point a solution res.
START Mode
START Mode
START Mode
START Mode
START Mode
3 ohms/V OK
3 ohms/V OK
3 ohms/V OK
3 ohms/V OK
3 ohms/V OK
T =110'C max
T = IJO'C max
DS hardly
conducts at all
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TABLE 4-34. LOW LEVEL SIGNAL DRIVE CIRCUITS
STRESS ANALYSIS (Continued)
Symbol
m
• D9
Ql
Q2
Q3. Q4
Q»
Q10
7.1, Z2,
Z4
Z3
Part No.
1N645
1N645
2N720A
2N2907A
2N2405
2N720A
2N2905
5472 (T.I.)
5400 (T.I.)
Nominal
Value
-
' -
-
-
-
-
•-
-
—
-
-
-
-
-
-
-
-
-
-
-
-
—
-
-
-
Tolerance (%)
Initial
-
.-
• -
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
—
-
-
-
Design
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
—
-
-
-
Rated Stress
VD = 225 VH
T - 200'C
VR •> 225 V
T. = 200'C
V CEO = 8 0 V
VCBO= 1 2 0 V
V K B O = 7 V
T = 200'C
vc,.:o=40v
VCBO="°V
V K B C l ' - 5 V
T. = 200'C
J
vci :o= 9 0 v
vcno' I 2 0 V
V FBO* 7 V
T = 200Tj
V C K O " K O V
vcno-1 2 0 v
VKn£) = 7V
T. = 200°C1
V C K O ' 4 0 V
V CBO= 6 ° V
VEBQ = 5V
T = 200'C
V — 7 Vcc
T. = 150'C
J
vcc = 7 v
T = 150'C
Actual
areas
(Nominal)
0.9 V
60'C
8 V
89°C
22V
23. 2V
1.19 V
60.04'C
2 2 V
22 V
4.45 V
7H.5°C
(i3.5 V
G4.2 V
0.7 V
P , - 39.2 m\V
T = GB.9°C
.1
s V
9.0:1 v
1.03 V
(iO.G'C
8.D V
11.53 V
2.63 V
76.6'C
S V
*
5 V
*
tot
Rating
0.4
30
3.55
44.5
27.5
19.3
17
30
55
3K.7
H9
39.3
70.5
53.5
10
33.4
10
7.02
14.7
30.3
22.2
19.2
52.0
38.4
71.5
*
71.5
*
Max.
Allowed
% Rating
80
55
80
55
HO
HO
so
55
HO .
' SO
. H O
55
SO
SO
so
55
HO
sO
.SO
55
HO
HO
80
55
80
73.3
80
73.3
Remarks
D4 hardly
conducts at all
START Mode
P =92.8 mW '
RUN Mode, _
 6
T. = 110'C max.
1
Slightly high.
Slightly high.
T. = 110'C m:ixJ
START Mode
T. = 110°C maxJ
T. = UO'C max.
J
T = 110'C max.
T = 110'C m.ix.
T = 110'C max.
•Thermal Data Not Available
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Figure 4-115. Equivalent Power Output Circuit
Where:
V
 R- = Voltage across 1/2 the transformer primary.
N = Transformer turns ratio, 1/2 primary to each secondary.
R = Transformer primary resistance (1/2 primary).
R0 = Transformer secondary resistance (each secondary).o
V , = Minimum V-l characteristic of power transistor VB.&1 ~~~~—^~^—
V = Maximum V-l characteristic of power transistor V
- -
.
BE
VTM » y~0 = Minimum V-l characteristic of V protective diode.JJl Ufi • : - ijiii
^i » ^o = Maximum resulting current to V protective diode.Dl DZ - Br/
I , = Maximum resulting base current for given V , applied.
Bl - PK1
_I = Minimum resulting base current for given V _ applied.
IjLt ' - Pxxl
I
 1 = Resulting total reflected primary current.
The principal end items of interest are: (1) Js2 (minimum base drive); (2)
*D2 (maxirnum current in protective diode); and (3) IpRi (maximum reflected
primary current to driver transistor)_IB2 is °^ interest at^low temperatures to assure
adequate hpg to support required motor currents. Irji, ID2 are °f interest at high
temperatures to assure that the protective diodes are not overstressed. ~IJ>RI is of
interest since it determines the load on the driver transistors. These parameters
have been calculated for both START and RUN modes, over the operating temperature
range from 0°C to +60° C, considering variations in the Vpju input voltage. Detailed
"calcula^tions~and~piaphicaTworksheets are~contarned-in-the-appendix;-important r results-
are tabulated in Table 4-36.
The general procedure used for graphical calculations is outlined as follows
(reference Figures are contained in the appendix):
(1) Define typical VBE vs IB curve from manufacturer's data, and define
limit VBE curves from RCA-generated specification limits (see Figure
D-l).
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(2) Define TC curve of VBE from manufacturer's data. Construct limit VBE
curves at other temperatures (see Figure D-2).
(3) Construct (VBE + VRS) curves by adding VRS drop on secondary resistance
at corresponding current and temperature (see Figure D-3).
(4) Define limit curves for VD at 25° C (see Figure D-4).
(5) Define TC curve of VD from manufacturer's data (see Figure D-5).
(6) Calculate VD at other temperatures, and corresponding secondary
resistance drop VRS, to get (VD + VRS) curves (see Figure D-6).
(7) Graphically construct total Zsec curves by adding min IB curve, max
IB curve, and max I curve at a corresponding secondary voltage
and temperature (seeFigure D-7).
(8) Graphically construct operating load lines by calculating limit Vsec open
circuit, and using reflected primary resistance, RpRi/N2 (see Figure
D-8).
(9) Operating points for a given mode of operation are determined by inter-
section of load lines with Zgec curve at a corresponding temperature.
Read resulting secondary load voltage, Vgec = VBE + VRS-
(10) From individual (VBE + VRS) or (VD + VRS) curves, read operating
current in each device.
4. 4. 7. 4 Conclusions. - All component parts were found to be operated within
allowable ratings, as summarized in Tables 4-34 and 4-35 of the report. The minimum
available base drive levels for transistors are found to be consistent with present h
specifications:
a. Drive (Selected 2N2405)
Minimum required (calculated): 28 at I =75 mA
= 0.4V
T = 0°C
Minimum available (spec. ):
A
40 at Ic
VCE
TA '
100 mA
0.4V
0°C
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b. Power Transistor (selected 2N4399) h__.
- • • . F ti
Minimum required (calculated): 19. 6 at I = 10A
- 0.75V
TA = 0°CA
Minimum available (spec.): 15 at I = 15A
= 0.75V
TA - 0°C
. ' • . " • A -
This is satisfactory because hpE increases as collector current decreases.
From an estimated curve (Figure D-2) an hFE of 20. 5 is available at 1^ = 10A, which
satisfies requirements.
In the course of preparing this report, certain changes in the driver transformer
turns ratios were found necessary for correct drive levels. The changes have been
incorporated, and are as follows:
1. Increase number of secondary turns for Headwheel transformer from 31
to 35. This decreases turns ratio from 25. 85 to 22. 85.
2. Decrease number of secondary turns for Capstan and I transformer
from 50 to 44. This increases turns ratio from 19 to 20. 5.
It was also found necessary to characterize the VJJE drops for the power
transistors at three current levels in order to guarantee proper base drive conditions.
These are:
1. V__, - 1100 mV ±200 mV at !_' = 15A
OEi ' ' . • \j .
IB = 1A
2. V,,., = 675 mV ±100 mV at I_ = 600 mA
Dti C/
!„ = 60 mA
±>
3. V__, = 575 mV ± 100 mV at T = 80 mA
±>Hi L-
I_ = 8 mA
-D
These Vgg specifications have, been incorporated in the power transistor
specifications.
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4.4. 8 Motor Auxiliary and Filter Assembly Worst Case Analysis. - The Motor
Auxiliary and Filer Assembly networks have been analyzed to ensure reliable operation
for the ERTS System motor drive and input current requirements, using the criteria of
Appendix H.
4.4.8.1 Summary. - The various circuits which make up the Motor Auxiliary
board have been analyzed with respect to critical component stress, and temperature
and aging drift.
To limit the magnitude of the individual motor bridge capacitor ac currents,
several smaller capacitors have been placed in parallel. In addition, low duty cycle ac
current overload tests have been conducted to ensure that there is no degradation in
the capacitor characteristics during the high starting currents.
The dc current monitoring telemetry transformers have been shown to exhibit
considerable drift due to temperature variation. Laboratory measurements of sample
transformers show an output level drift of +8. 9 to -6. 8% for the recorder current TM,
+7.2 to -8. 5% for the Headwheel motor current TM, and +13 to -6. 2% for the capstan
motor current TM.
Motor starting current surges are limited by two motor starting ramp generators.
The Headwheel and Iw ramp rise time is 41ms and the fall time is 1 sec; minimum
quiesent output voltage is -19V. The capstan ramp has a rise time of 19ms and a fall
time of 530ms; minimum quiesent output voltage is -18. 8V.
A review of the record current step loading transient measurements is given
in Table 4-37. From this data, it is clear that the DC/DC converter turn-on surge
is not within specifications.
The worst case trickle change power requirement is approximately 50mW.
The 5. 6V transient suppression circuit maximum output is 7. 4V, but is further
reduced by the various logic circuit decoupling networks to about 6. 8V max at the
actual IC's, which is within their maximum allowable Vcc. Worst case suppression
diode leakage dissipation is 120mW, and typical dissipation is 20mW.
4. 4.8. 2 Worst Case Analysis. - The Motor Axuiliary and Filter Assembly
networks were analyzed to ensure reliable operation under worst case current require-
ments. Particular attention was given to component stress limitiations.
~ar. Motor~Bridge~Supplies—- An-LC-circuit has been provided-forLeach -of-the-
recorder motors (Headwheel, Iw and Capstan) to isolate the motor bridges
from the primary supply.
1. Headwheel Bridge Supply. - As shown in Figure 4-116, the Headwheel
Bridge Supply consists of LI, and Cl through C5. Since the starting
current is very high, capacitor ac current limitiations dictated the use
of several smaller capacitors in parallel as opposed to a single large
369
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Figure 4-116. Motor Auxiliary Circuits
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capacitor. The Headwheel peak dc starting current is about 8A and
decreases linearly to approximately 3A in the three to four seconds
required for the motor to come up to speed. When the motor winding
is switched from start to run, the required dc current is further
decreased to about 0. 5A.
The total Headwheel Motor ac current has been measured as approxi-
mately 4A rms during starting, assuming roughly a sine wave variation.
Capacitor current. - The motor bridge capacitors are wet slug,
polar, tantalum. Maximum rated continuous ripple current is
400mA rms. However, the allowable ac current is related to the
capacitor power dissipation capability; thus, the peak transient ac
current capacity is much greater than the allowable continuous
current. As a result, extensive tests have been conducted using a
3A peak to peak current at 312 Hz, for up to six seconds over a
one minute duty cycle; no degradation in the capacitor's electrical
specifications was noted. Specifically, the test was conducted using
four 82jj F capacitors in parallel and driving the headwheel motor.
In order to provide a safety factor, five 82MF capacitors are used
in the actual Headwheel Bridge Supply. However, the minimum
network capacitance due to temperature, aging and production
tolerances is 300 M F, which is equivalent to the four capacitors
used in the ac current stress experiment, leaving no safety margin
under worse case conditions. Thus, if there is a capacitor failure,
- - that is, the leakage current increases enough to blow the series
fuse, — an additional ac starting current will be shifted to the
remaining four capacitors (284 y F minimum). As a result, test
conditions described above will be exceeded and there is a pos-
sibility of capacitor degradation, which may eventually lead to
failure of all five capacitors.
Fuse Loading. - Each of the motor bridge capacitors contains a
subminiature 2A fuse in series with the primary ground in order to
prevent a short circuit on the primary power bus in the event of
capacitor failure. The fuse is derated to 1. 8A for operation in
space, and a 200% overload is permitted for up to 5 seconds before
blowing; --- __________ ___
Capstan Bridge Supply. - The Capstan Motor Bridge Supply
consists of L2, and three parallel 82 M F capacitors, C6, C7 and
C8. In the record/playback modes (low speed), the dc starting
current is 1A, and decreases to about 350 mA when running at
250 Hz. When a one ohm detorqueing resistor is placed in series
with the input to the bridge supply, the start-up time is approxi-
mately 1.5 seconds.
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In the high speed mode (Fast Forward or Rewind), the starting
current is 4A and the running current is 0.5A at 1000 Hz. Since
the Capstan Motor power requirement is greater in the High Speed
Mode than in the Low Speed Mode, the bridge supply capacitor ac
starting current will be most critical at high speed start. However,
the worst case capstan current and starting time are less than one-
half that of the Headwheel Motor which uses five capacitors, therefore,
it may be assumed that the three capacitors used in the Capstan
Bridge Supply will not be overstressed.
I to Bridge Supply. - The I w Bridge Supply consists of L3 and four
parallel 82M F capacitors --C9, CIO, Cll and C12. Since the dc
starting current is" only one-fourth as much as the Headwheel
Motor current, and the running current is one-half as great, the
four capacitors used result in considerable safety factor when
compared to the Headwheel Bridge Supply, that is, assuming the
ac starting current is somewhat proportional to the dc starting
current.
b. Filtered Primary Power. - The primary voltage (-24. 5 Vdc) is low-pass
filtered prior to feeding the DC/DC Converter and the command and control
circuits. The filter consists of L4 and two 6. 8 uF capacitors C13 and
C14, in parallel. Converter maximum steady state current is approximately
2A, which results in about a 0.18V drop due to inductor winding resistance.
Since the series inductance-is relatively small, the converter current turn-
on surge is directly proportional to the converter output filter capacitance and
the loading capacitance. The present surge during converter turn-on is
6 to 8A peak. '
The command and control load is primarily due to the shoe solenoid, which
requires a 4. 6A pulse during pull-in and 85 mA during hold. Since a ramp
is used to control the pull-in switch, the current rise time is within system
requirements.
c. Current Telemetry. - The Headwheel Motor, Capstan Motor and total
recorder primary current are monitored by modulating a 50 kHz sine wave
through a saturable transformer. The resulting sine wave is then amplified
and rectified and Hie dc level is sent to the telemetry sub-system.
The 50 kHz signal is derived from the spacecraft clock and processed on the
Reference Generator board. Typically, the Reference Generator output
level is IV rms. The initial level is primarily dependent on the differential
voltage comparator output positive and negative limits, which have a +27%
and -27% variation, respectively. The comparator output, which is typically
3. 4V pp, has a worst case range of 2. 3 to 4. 6V pp;
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In addition, the comparator output drifts with temperature, and the tempera-
ture drift will be reflected as a change in the 50 kHz reference level. Both
positive and negative levels decrease as temperature increases. As a result,
there will be a lower peak-to-peak signal at high temperatures and a higher
signal as temperature decreases. The worst case temperature drift (25° -
60° C) is approximately -6%.
1. Recorder Current. - The recorder primary current is approximately 11A
during motor start-up and decreases to 2.5A in steady-state standby, or
4.5A in steady-state MSS. The dc current vs. 50 kHz signal amplitude
is non-linear up to about 2A input, and has a sensitivity of approximately
60mV/A thereafter.
Due to the transformer core temperature characteristics the output
signal level exhibits considerable drift over the ERTS system tempera-
ture range of operation. Laboratory tests have resulted in an output
drift from the 25° C, 2. 5A level of +8. 9% at 60° C and -6. 8% at 0° C.
As the dc current level increases, the temperature drift becomes
worse. Data shows the drift from the 25° C, 4. 5A level is +10. 8%
at 60° C and -12% at 0°C.
2. Headwheel Motor Current. - The Headwheel current is 8A during
start-up and drops to 0. 5A when switched to the run winding. The
transformer output voltage as a function of dc input current is linear
up to about 0. 8A, then begins to approach saturation. Output voltage
sensitivity is approximately 1. 4V/A.
Laboratory temperature tests have shown an output level drift from
the 25° C, 0. 5A level of +7. 2% at 60° C and -8. 5% at 0°C.
3. Capstan Motor Current. - In the low speed mode (record or playback),
the capstan motor current is 1A during start-up and 0. 35A during run.
In the high speed mode (fast forward or rewind), the starting current
is 4A and the run current is 0. 5A. The transformer output voltage
as a function of dc current is linear up to about 0. 55A, and the voltage
sensitivity is 2. 5V/A.
Laboratory temperature tests have shown an output level drift from the
°Cr •Or3A-i-evel-i-s-+13-%-at-'60lC-and ^6. 2% .M_0°_C.__Atthe_0._5A
level, the drift is +6. 7% at 60° C and -8. 6% at 0° C.
d. Starting Ramp Circuits. - In order to comply with the Primary Power
Supply transient loading requirements, the motor starting current surges
have been limited by applying the supply voltage to the Motor Driver Control
circuits in the form of a ramp function. Since the headwheel and I u motors
operate together, they use a common ramp generator. A separate, lower
power circuit provides the capstan ramp.
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1. Headwheel and Ico Ramp - The Headwheel and Icu ramp circuit con-
sists of Ql and Q 2 connected in a Darlington configuration.
Rise Time - Since the transistor input impedance is very high, the
output voltage rise time, Tr, is determined principally by the charg-
ing of C15 through R2o« Or,
• " • . . . • '. •
Tr = R20C15 . ' . . . ;
And for minimum component values, T =. 41 ms.
Fall Time - The ramp circuit fall time, Tf, is a function of the
motor driver circuit filter capacitors discharging through the output
transistor emitter resistor, R _. Since there are four drivers con-
trolled by the HW/I« ramp, eacn containing a 39 uF capacitor, the
total capacitance is 159 uF. Or,
T = Ro (159 uF) = 1 second
I £i£t
Quiesent Output Voltage - The ramp generator output voltage level
is limited by the driver transistor Base-to-Emitter drop and base
circuit series impedances. Thus, from Figure 4-116, the output
voltage is:
VE2 ' V5 - <B1 R20 - VBE1 - <C1 R2i " VBE2 (1)
where V = the -22V dc converter voltage. ,5
Since, for a Darlington circuit,
Bl = - - r - (2)
hFElhFE2
and, letting lQ2 = rL» anf* VE2 = Vout» t^ien substituting into
equation 1, the quiesent output voltage is
v = y .- • y ..v
.
 5 hFElhFE2 BE1 h BE2
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For large hp-g (hpg > 50), base resistor losses are negligible and, from
equation 3, and the output voltage reduces to
V = V - V - V (4)
out 5 BE1 BE2 V '
Using nominal values, from equation 4, VOut = 20.7V. Maximum output
voltage is given by
V = v - V - V (5)
out V5 BE1 BE2 ( '
and substituting into equation 5, Vout = 22.0V. Similarly, the minimum
level is
V = V - V~ - V~ (6)
out _5_ BE1 BE2
and for worst case values, Vout = 19.0
Power Dissipation - Since the transistor base, and therefore the emitter,
are clamped to the driver control level (-22V) which is also the collector
potential, complete saturation during turn-on is not possible. As a re-
sult, transistor power dissipation is relatively high.
Ql dissipation. - Transistor power dissipation is given by
P = I V (7))d C CE v "
where, for the ramp circuit, V-^ V_ - V . Then for Ql,C E = 5 L
V « V - V • (8)E1 5 BE1 * '
and, since I w r - , the power dissipation is
C1 hFE2
p =—=— V = —=— V
dl hFE2 CE1 hFE2 BE1
From the above result, maximum power dissipation is
—
 TT —P = —— V (10)
dl hFE2
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For I = 470 MA during starting, P = 7 . 8 MW. During run,Li • dl
I_ = 225 mA, and P.- = 3.8 mW.L dl
Since the power dissipation is very low, the increase in Ql junction
temperature will be insignificant.
Q2 dissipation - Using the above analysis as a guide, Q2 collector -
emitter voltage is
v = v • - v = v - (v + v v (IDCE2 5 E2 5 ( BE1 BE2; l '
and from equation 7, Q2 power dissipation is
p = I /V + V ) (12)d2 I/ BE1 BE2; * '
Maximum dissipation is given by '
P~ = T (V~ . + V~ ) (13)d2 LV BE1 BE2' V '
Again, for I = 470 mA during starting, P. = 0.86 W, and
for I = 225 mA during run, P , = 0.4 W.
The transistor junction temperature as a function of power dissi-
pation is
T = "T + 9 Pj LA + VA. T
where,
T. = Ambient Temperature (°C)
and,
8 = Thermal resistance from junction to free air (°C/W).
Thus for, Q2 at T = 60°C and 6 = 34°cAV, from equation 14,
A. tl™"A.
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T
 T = 89 °C at start-up and T = 75 °C during run, both of which are
J u
below the system maximum allowable junction temperature of 110°C.
In addition, since the starting time (approximately 5 seconds) is less
than the transistor thermal time constant, the maximum junction
temperature at start-up will be less than 898C.
2. Capstan Ramp. — The Capstan motor ramp generator circuit con-
sists of transistors Q3 and Q4 connected in a Darlington Pair. The
circuit analysis is similar to the above analysis of the Headwheel
and Iw Ramp Generator.
.Rise and Fall Time. - The ramp rise time is given by
Tr = R23C16
For minimum component values, T = 19ms.
r
The ramp turn-off time is determined by the discharge of two 39jUF capacitors
through the output transistor emitter resistor, R25» Or,
T, = R0_ (78 MF) = 530 msI 2o
Quiesent Output Voltage - From the previous analysis, the Capstan ramp
generator output voltage is
V = v - V - V (16)
out 5 BE3 BE4 { '
For nominal values, VQut = 20.6y, and using worst case values, V =
21.9VandVout = 18.8V.
Power Dissipation. - Q3 dissipation is given by
Where IL = 215mA during the 1.5 second start up time and IL = 97mA
in the high speed run mode. For worst case values, during start-up,
2.4mW, both of which are negligible compared to the transistor dissipation
capacity.
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Q4 dissipation is given by
The maximum Capstan motor duty cycle is 1.5 seconds in start-up and 10 to
15 seconds in run. Since the start time is much less than the transistor
thermal time constant, the computation of average ?ower dissipation is ap-
plicable. Thus, neglecting the switching interval,
_
 (Istart ^art + ^un trun) (VBE3 + VBE4)Pd4 t + t (19)
start run
and worst case average dissipation is P = 217 mW.
This value of power dissipation exceeds the heat radiation capacity of the
transistor type used and, therefore, some means of heat conduction should
be provided in order to meet the system maximum allowable junction temper-
ature requirements.
Recorder Current Transients. - According to ERTS system requirements, peak
current changes on the primary power supply (-24. 5 Vdc) bus including both
increasing and decreasing steps, must conform to the minimum allowable rise
time vs current step shown in Figure 4-117. This curve indicates the mini-
mum allowable rise time that can occur without a loss of voltage regulation on
the -24. 5 Vdc bus.
Laboratory measurements of primary current transients have been conducted
for a number of functions requiring large current changes. The switching
characteristics of several critical conditions are shown in Table 4-38. Current
changes which are less than the minimum allowable specifications are shown in
parentheses. Of particular interest is the DC/DC Converter turn-on current
surge, which has a rise time of one ms and a fall time of two ms as compared
to the minimum allowable rise and fall times of 12 and 8ms respectively. Ef-
forts are presently being directed towards slowing down the converter turn-on
surge.
Trickle Charge Current. - The motor bridge supplies, along with the motor
bridges, are connected directly to the primary bus through a 301 ohm resistor
in order to maintain a charge on the bridge supply capacitors and thereby mini-
mizing the recorder turn-on current surge. Since both the bridge supply capa-
citors and the motor bridge transistors are characterized by a leakage current
component when voltage is applied, a small trickle current will flow continu-
ously during recorder shut down. The total leakage current may be written as
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TABLE 4-38. PRIMARY POWER SUPPLY CURRENT TRANSIENTS
Subsystem
Operation
Headwheel and Iu
Start-up
Start-run
DC /DC Converter
shoe solenoid
Capstan
Standby
MSS Standby
to Fast Fwd
Maximum
Increasing
Step (A)
9
9.5
4
1
3
Risetime (MS)
Minimum
Allowable
10
12
3.5
None
2
Measured
20
(1)
5-6
«10
5
Maximum
Decreasing
Step (A)
5
6
8.5
4
1
Falltime (mS)
Minimum
Allowable
5
5-6
8
3.5
None
Measured
3 Sec
(2-3)
(2)
(2-3)
2
Note: Current Steps do not include changes of less than 1A.
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Figure 4-117. Minimum Allowable Current Rise Time
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TABLE 4-39. 1C LOGIC GATE SUPPLY VOLTAGE LIMITS
Circuit Type
Motorola MTTL-MC3100
TI TTL-5400
Fairchild TTL-9000
Raytheon TTL-RF3200
Max
Vcc
(Vcc)
8
7
8
7 to
I2v
for 1 sec
Max
Vin
Vin
5.5
5.5
5.5
5.5
(«Vcc - Vout)
1.5
1.5
1.5
1.6Typ
Max Allowable
System Vcc
(Vcc = Vin + AV)
7
7 .
7
7.1
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NT 'CES
Where,
N = Number of Capacitors
c
I = Capacitor leakage current
l>
N = Number of transistors
It
= Transistor Cut-Off Current
1. Capacitor Leakage.- The motor bridge capacitors are 82 (iF, CL67 tantalum
electrolytics with a maximum leakage current of 16/^A each at 85 °C. In
addition, there are two 6.8 jiF capacitors in the primary supply filter which
have a maximum leakage of 2/lA. Summing up the 14 capacitors, the max-
imum leakage current at high temperatures is
= 12 (16/iiA) + 2 (2^A) = 196 A
- . .
Typically, at 25 °C, the capacitor leakage is about 25 fiA.
Transistor Leakage. - The motor bridge transistor base is connected to
the emitter through a low resistance transformer winding, thus ICES ^e
collector cut-off current for the emitter shorted to the base, is applicable.
Manufacturer's specifications for maximum leakage currents are given
for reverse voltage levels, which are much greater than the levels experi-
enced in the actual motor bridge application; as a result, the leakage cur-
rent levels are several mA, which is unrealistic for trickle resistor design
purposes.
If typical values, which are specified at a lower voltage, are used, then
the leakage current at 100°C is 90 pA; or, for the 12 parallel transistor
pairs, the maximum leakage current is about 1mA. If the leakage is
allowed to double due to aging, then the worst case leakage current is
2mA. As a result, the charging resistor maximum voltage drop is 0.6
volts, and the leakage current worst case power dissipation is approxi-
mately 50mW.
Since two transistors are in series with 24 volts, the average reverse
voltage is 12V and,1 as a result, the cut-off current is very low. Measure-
ments of type 2N4398 transistor samples have resulted in ICES readings of
1 to 2/LiA, and a total system leakage current of less than 30JJA at room
temperature.
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5,6V Supply Transient Suppression. -As a result of relay activation times,
there is a delay in the reaction of the voltage protection circuit, and a 9V
transient of up to 12 ms in duration is possible on the 5.6 Vdc supply. In
order to protect the integrated circuit logic elements from this overvoltage,
a zener diode (VR1) which has a nominal breakdown voltage of 6.8V has been
provided to instantaneously clamp the transient.
1. Diode Clamping Level. - Zener diode VR1 (1N2970C), has a nominal
value of 6.8V with a ±2% initial tolerance. If a ±6% variation due to
aging is permitted, neglecting temperature drift, the worst case limits
are 6.3 to 7.4V. Maximum diode transient current is governed by the
converter output impedance, Or,
AIZ=1T (21)z Rs
and, for a source impedance of 0.22 ohms, Iz = 12A, which is less than
the maximum allowable nonrecurrent current, assuming an output system
load -of approximately 1 A.
Depending upon the converter output level, a small amount of diode leak-
age current will flow continuously. Experimental leakage current meas-
urements have shown that the leakage current at 61 ° C for a nominal output
voltage of 5.6V and a nominal zener breakdown of 6.8V is about 3 mA; or,
the typical power dissipation is about 20 mW.
Worst case diode power dissipation will occur for the minimum breakdown
voltage in conjunction with the maximum converter 5.6V output level. For
a minimum breakdown voltage of 6.3V, including the initial tolerance and
aging characteristic and a high converter output of 6V, the worst case
power dissipation is projected as about 120 mw.
2. Integrated Circuits Voltage Limits. - In general, the maximum allowable
gate supply voltage, Vcc, is not the primary factor in determining the
maximum Vcc which may be applied to a number of interconnected ele-
ments. Since the voltage at a high output is proportional to the Vcc
voltage, the maximum allowable gate input voltage, V^, to the following
stage can be exceeded. Therefore, the primary limit on Vcc is that the
voltage at any input may not go above the maximum allowable Vjjj unless
the input current is limited.
The supply voltage limits for various types of logic gates used in the re-
c order are shown in Table 4-39. The maximum allowable supply voltage
is 7V, which is less than the worst case clamping level of 7.4V. How-
ever, since all logic circuits are decoupled from the converter outputs
through a series impedance, the maximum Vcc transient at the gates is
less than 7V.
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Voltage Protect Relay. - The voltage protection relay is a latching relay which
is SET (opened) by the activation of the voltage protection circuit and RESET
(closed) by a command from ground control. The minimum allowable operating
voltage is 9V for a duration of at least 10ms. For the specified primary power
supply limits, the voltage protection circuit worst case levels are 11.6V to
13.2V, which are above the minimum allowable relay coil voltage (9V), yet do
not exceed the maximum allowable voltage of 14.5V. It may be noted that
worst case analysis of the voltage protection circuit has shown that at
continuous primary voltage levels of less than 13.8V, or at primary
power shut down, the voltage protection circuit will be inoperative. As
a result, the voltage protection relay will remain in its original state'
(closed).
The ground control reset signal is a 21V pulse with a 37ms duration. In order
to limit the relay coil voltage below 14.5V, a 100 ohm resistor has been placed
in series with the reset winding. Thus the minimum reset voltage, neglecting
diode drops is given by
R
 -iV = — (V ) (22)
c ' R ' + 100 + R .. * in' v '
s coil
or the V^ = 20.5V, and Rs = 70 ohms (the reset signal source impedance),
Vj.=-0.3.
The maximum reset coil voltage is slightly greater than the maximum allowa-
ble but, since the reset pulse is of short duration compared to the deenergized
period, the average coil power dissipation is negligible.
4.4.8.3 Conclusions and Recommendations. -Worst case analysis of the cir-
cuits which comprise the Motor Auxiliary Board has shown that they will perform re-
liably over the ERTS system requirements. However, a few of the large current surges,
particularly during DC/DC Converter turn-on, do not meet allowable spacecraft power
supply transient limits and are still being reviewed.
It may be noted that the ac current during motor start-up exceeds the motor
bridge supply capacitor maximum allowable continuous ac current limit. Therefore,
low duty cycle, overload tests have been conducted to ensure that no degradation of
capacitor electrical characteristics will occur as a result of transient overloads.
The current telemetry transformers show considerable drift due to tempera-
ture. Since the temperature coefficients vary from unit to unit, individual calibration
curves must be generated over the system temperature range of operation if a highly
accurate telemetry indication is required.
Since the worst case average power dissipation of the capstan ramp output
transistor, Q4, is greater than can be dissipated through radiation alone, some
means of heat conduction should be provided in order to maintain a junction tempera-
ture below the'maximum allowable of 110°C.
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A simplified and more stable current telemetry system should be considered
in any future circuit revision. It appears that since a small amount of series resist-
ance due to coils, transformers and clamping resistors has been introduced into the
system, the current telemetry functions may be performed by measuring the voltage
drop across this resistance with a differential input operational amplifier. It should
be recognized, however, that some resistor divider attenuation of the primary voltage
level may be required, depending on the operational amplifier common mode voltage
limit. ,
4.5 SERVO SYSTEM
4.5.1 Introduction. - The ERTS recorder system contains two servo systems:
A Capstan Servo which is used only during playback and assures that the transversely
(wideband) recorded information is properly reproduced; and a Headwheel Damper
System which stabilizes the rotation of this component during the record and playback
process.
4.5.2 Capstan Servo. - The purpose of the Capstan Servo is to assure proper
tape speed and phasing to assure tracking of the transversely recorded information.
During recording, the TWA signal is recorded longitudinally along the edge of the
magnetic tape. This will make an indexing mark everytime the headwheel makes a
full revolution; i.e., everytime four transverse video tracks have been recorded.
Upon playback, this signal is compared to the phase of the TW signal so that a track-
by-track scanning alignment can be achieved.
The basic operation of the Capstan Servo can best be shown by reference to
Figure 4-118; a more detailed block diagram is shown in Figure 4-119 and the
schematic diagram in Figure 4-120. The tonewheel timing reference is the TW3
signal derived from the reference generator. The processed control track signal
forms the other input to the phase detector whose output drives a VCO (voltage con-
trolled oscillator). This signal in turn determines the speed and phase of the capstan
motor and, hence, the control track signal. By using only a once-around reference,
the information recorded by a particular head will be reproduced by the same head,
thus eliminating various assembly tolerances in the construction of the headwheel
panel.
A computer program of the transient response of the servo system has been
made, which includes all the electrical and mechanical aspects of the loop. Close
correlation between the experimental data and the computer run-off has been noted.
The computer run-off has been used to optimize loop performance, and the stability
analysis of the system is in progress.
4.5.3 Headwheel Damper. - When the Headwheel of the ERTS recorder is
perturbed in some manner it will oscillate at its resonant frequency (approximately
6.5 Hz). The damper circuit is used to dampen this oscillation, causing it to decay.
The damping action is accomplished in a feedback loop by sensing changes in the dc
supply current to the headwheel bridge circuit. Periodic changes in the supply
current are directly related to the oscillatory condition, so that a change in this
supply current can produce a control signal which will compensate for that change.
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TW3
312.5 Hz
CONTROL TRACK
SIGNAL
©CAPSTAN
MOTOR
Figure 4-118. Capstan'Servo Simplified Block Diagram
A block diagram of the Headwheel Damping Loop is shown in Figure 4-121,
and the schematic diagram in Figure 4-122. This feedback circuit will become un-
stable if the loop gain, U, becomes greater than the low-pass filter time constant,
TI; i.e. , instability occurs when U/Tj > 1. U/Ti = 1 represents the critically
dampened condition; and, as U/Tj increases, the effective damping increases. A
computer stability analysis of the transfer function for the closed loop Headwheel
Damping Circuit indicated that desirable damping occurs when 0.35 < U/Ti < 0. 9.
Therefore, it would be desirable to ensure that U/T^ remains within these limits
under worst case conditions.
Another consideration of the damper circuit concerns the high-pass filter
time constant, T2- The high-pass filter is used to obtain dc isolation between the
amplifier and the delay circuits. If T^ and T2 are close in value, T2» will tend to
cancel the effects of TI. Therefore, it is desirable to ensure that T^/T2«1 under
worst case conditions.
4.5.4 Capstan S'e'rvo~ErroT-Amplif-i-er-Wo-rs-t-Gase Analysis -JThe-performance
characteristics of the Capstan Servo Amplifier and VCO are analyzed in the follow-
ing, paragraphs.
The basic approach is to provide a simplified analytical basis for performance
and substantiate reliable operation with a worst case analysis where it has seemed
appropriate. Emphasis is directed to the principal functional segments of the system
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Figure 4-120. Capstan Error Detector,
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Schematic Diagram (Sheet 2 of 2)
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and to an evaluation for the probable variations in loop gain and corner frequencies.
Estimates for the bounds of these variations are developed with respect to initial
component tolerances, variations in voltage, temperature and aging effects. (See
Appendix H for analysis criteria.)
4. 5.4.1 Scope of Analysis. - The Servo Amplifier is part of a larger com-
plex which includes a capstan drive motor and a tape transport mechanism. As an
integrated system involving closed-loop operation, specifically in its playback mode,
conditions and criteria for stability must be established. However, the present
analysis will be confined only to the amplifier and VCO; the drive motor and tape
transport are described elsewhere. Figure 4-123 is a functional block diagram of
the loop in the playback mode; the symbols used conform to those identified with the
components of the schematic diagram (Figure 4-120).
4.5.4.2 Servo Functions. - The principal gain factors and frequency trans-
fer functions for the Tape Transport Servo in the Playback mode are shown in
Figure 4-124. Here, the purpose is to establish a phase-locked condition between an
independent reference signal derived from a tonewheel and a dependent signal derived
from magnetic tape. The dependent signal, having been previously recorded on the
tape with stimulation by the same tonewheel and constant capstan drive by an accurate
primary frequency source, now serves to establish a precise rate of transport when
correlated with the tonewheel signal in a closed loop where the drive is now developed
by a VCO. In addition to this, the relative displacement between the two signals is
also adjustable (corresponding to a framing operation with a movie projector), so
that some form of comparison or registration external to the loop is implied (station
11, Figure 4-123), without any reaction on the loop, itself, because of this adjust-
ment.
4.5.4.3 Comparator
4. 5.4. 3.1 Functional Description. - Starting at station 1, a rectangular
voltage wavefront is developed at the output of a phase comparator, which is stimulated
by the independent and dependent reference frequencies,ftp and m/nfiv, respectively.
A phase-lock is established whenR-n = m/nfiv and the error voltage approaches a
steady state value.
The phase comparator has a transfer dimension, conveniently expressed as
<f >• volts/radian
and is implemented as a three-stage, right-shift, left-shift register shown in Figure
4-125 (Z5, Figure 4-120).
An important feature of this design is the fact that the circuit is almost complete-
ly free of amplitude sensitivity associated with its input signals (except for non-critical
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threshold conditions). Conceptually, this is an ideal approach for a comparator, not
only inherent in the choice for a flip-flop register but also in the careful zero-
crossing, limiter network designs which process the control-track signal.
The mode signal, ultimately derived from the control track, is regenerated as
an asymmetrical rectangular signal having a positive-going duty cycle of
0 . 6 9 x 6 8 0 x 2 1 . 5 x 10~9
Period of C.T. Sig. (1/312.5)
0.31%
An auxiliary output developed as an inverted mode signal at stage Z3 and
suitably delayed by successive inversions Z4 A/B, to assure proper triggering for
the shift register, is also used in conjunction with the timing-wheel reference signal.
When the mode signal has a repetition rate which tends to be faster than that
of the reference signal, the state of FF-C is (Figure 4-125) gated more frequently
by its right-sided input, a logical zero. If this differential rate between the two input
signals persists, the effect is such that FF-C transfers an output zero to FF-B, which
in turn transfers an output zero to the input of A. The output states of B and C will
then remain constant at logic zero and only the output of FF-A will change state.
The error signal, developed at the output of FF-B, therefore remains low. One may
think of this operation — that of the dependent signal momentarily running at a higher
rate than the reference — as a right-shifting or zero-producing effect at the comparator.
Conversely, when the control track (dependent signal) momentarily runs at a lower
rate than the reference, the left-sided inputs to all three flip-flops tend to be gated
more frequently than their right-sided inputs. Ultimately if this differential rate
persists, the left-sided logical one input to FF-A is transferred to FF-B and then to
FF-C, so that A and B outputs remain at logical one levels and only FF-C continues
to change its state. Thus, a momentary decrease in the control track rate is
accompanied by a left-shifting, or one-producing effect at the comparator.
Finally, with a proper phase-lock established, it is clear that only FF-B
changes its state; FF-A output remains constant at a logical one level and FF-C re-
mains constant at a logical zero level. The error signal, developed by the output of
FF-B, is therefore a quasi square wave whose duty cycle will vary in accordance with
"tHe^free-running^error^of^the-VCOv ' _
4. 5.4. 3. 2 VCO and Loop Relationships. - It is important to note that the free-
running frequency of the VCO (with a design-center value of control voltage applied)
must correspond closely to the reference frequency, and that its frequency range of
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control must straddle the reference position in such a way that all anticipated varia-
tions due to environmental or aging influences can be accommodated. These properties
may be regarded as a desirable "positional" characteristic of the VCO.
A "derivative" characteristic suggests that an arbitrarily small increment in
the error voltage is accompanied by an opposing, or restoring effect, developed by the
loop return to the same point (applies to any point of analysis in the loop). This con-
dition is implied by the proper polarity associated with the right-shift, left-shift
properties of the comparator, the slope of the modulator, and the number of inver-
sions associated with amplifications for the error signal.
Finally, while the above characteristics are necessary they are not sufficient.
It is also necessary to investigate the open-loop properties of the system to assure
the condition that 180-degree phase shift is not accumulated within the spectral range
for which the error-signal gain-factor may exceed unity (Nyquist criterion and Bode
plots).
4.5.4.3.3 Transfer Function Evaluation. - To evaluate the transfer function
for the phase comparator, one may determine the range of operation of the timing
wheel pulse relative to the mode control signal as shown in Figure 4-126.
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Figure 4-126. Range of Phase Comparison
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It is clear that phase comparison is virtually possible over 2ir radians, a
particular feature of this type of network, so that the transfer function is
AV/0. 997x2**^:27T radian
where AV is the voltage difference between logic one and logic zero.
It is evident that even significant changes (10% to 20%) in pulse widths associated
with the input signals do not affect the transfer function appreciably. However, the
logical output levels, VQ and Vj_, corresponding to logical zero and logical one, re-
spectively, for stage Z5 will vary
Vj minimum > +2.4 volts
VQ maximum £ +0.4 volt
AV = (V1 - V0) > 2.0 volts . ; ,:
4.5.4.3.4 Limiting Amplifier. - To obviate substantial changes in the trans-
fer function due to changes in AV, the Shift Register Comparator is followed by a
five-stage, inverting, limiting amplifier which provides:
a. amplification for the rectangular wave while preserving only its zero-
crossings,
b. transfer to a new neutral voltage reference, approximately zero, and
c. improved clamping to stabilized voltage references (±12.0 V zeners),
so that the fractional variation of AV (and the transfer constant) is sub-
stantially reduced.
At the input to stage Q4, the limiting voltage thresholds derived from Z5 are
adequate to saturate, or cut off, Q4 under worst case conditions. For a saturation
collector current of
2 ma 20v supply (C13)
10k collector load (R32)
a saturation collector potential less than 0. 2 volt is assured when a base current
exceeding 0. 2 ma is available. The minimum logical one level is +2. 4 volts behind
1 Specifications for SN5495 (-55° C to +125° C) (See Appendix E)
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R30, Ik, a condition which exceeds these requirements for all operating tempera-
tures • Conversely, the maximum logical zero, +0.4 volt, will assure cut-off.
Similar investigations for the characteristic of Q5 predict that the Thevenin's
equivalent source,
is adequate for cut-off, or saturation, under worst-case conditions. Both Q4 and Q5
will conform to their desired operational characteristics with unregulated supply
variations of ±25 percent (referred to positive and negative 22v sources with de-
coupling provided by C13 and C16).
Stage Q6 acts effectively as a limiting phase splitter to provide a positive-
going, low-Z pull-up via Q7 and a negative-going, low-Z pull-down via Q8 with diode
CR3 included to assure cut-off for Q7 during pull-down. These stages are relatively
non-critical and effectively convert AV, the range of the comparator, to a nominal
value of +12 - (-12) = 24 volts.
4.5.4.3.5 Worst Case Evaluations.
a. Maximum AV:
Maximum tolerance value VR1 +12. 60 volts
Drop across R37 -0.53
CE drop across Q7 -0. 20
Drop across CR3 (I =4.4, T =60°C) -0.65
+ 11.22 volts
2N2222A Characteristics. (Appendix E)
2
2N2907A Characteristics. (Appendix E)
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Maximum tolerance value VR2 -12.60 volts
CE drop across Q8 +0.20
-12.40 volts
AV maximum = 11.22 + 12.40 =23.62 volts
b. Minimum AV:
Minimum tolerance value VR1 +11.40 volts
Drop across R37 -0.53
CE drop across Q7 -0.20
Drop across CR3 (I =4 .4 , T =0°C) -0.78
+10.09 volts
Minimum tolerance value VR2 -11.40 volts,
CE drop across Q8 +0.20
-11.20 volts
AV minimum = 10. 09 + 11. 20 =21.29 volts
V maximum 23.62
 0 _r .. , ,. ,,v
^•maximum = — = — = 3.75 volts/radian (1)
£( 7T & 11
• • V minimum 21.29 ,<p minimum = = — = 3.40 volts/radian (2)
<j 7T £ t l \
Summarizing the above, we have evaluated the limiting values for the phase
comparator transfer function lumped together with the inverting limiter (correspond-
ing to the transfer including stations 1 and 2 in Figure 4-124). The total anticipated
variation is less than 0. 9 dB for worst case limits for this section of the loop.
4.J5.4.3.6 Incidental Drift. - Additionally, it is to be noted that if a small
differential voltage develops as a result of unbalanced supply voltages, for example,
and remains uncompensated because adjustments to R53 are no longer possible, the
effect will be to reduce the dynamic range of the comparator — the duty cycle will
automatically adjust itself (at R38) to compensate for the fractional increment,
Av _ unbalanced offset drift
AV ~ 24V
401
Insofar as the useful range of control for the VCO involves a total increment
of approximately 4 volts, or 16% of the total dynamic range associated with the phase
comparator, there is a substantial margin for drift. Thus, small drift voltages will
only contribute slightly to the asymmetry of the square wave at the comparator.
These drift voltages are not nearly so significant as variations in the free-running
frequency of the VCO — at least, for the present configuration.
4.5.4.4 Voltage Controlled Oscillator (VCO)
4.5.4.4.1 Circuit Description. - The VCO, corresponding to station 6 in
Figure 4-124, is devised as a self-triggering, one-shot network which includes an
integrated circuit, Z8, with logic control levels; a feedback network including stages
Qll and Q12 to control an RC timing circuit; and a voltage comparator, Z7. An
auxiliary loop around the one-shot, developed with stage Z4C, is included to assure
a starting condition for the oscillator.
The period associated with the fundamental rate for the VCO is defined by two
sub-intervals; thus,
T = T + T
vco v o .
TO is a quasi constant interval established by a stable combination of components
(R6g, Rgg, and C29) used in conjunction with the one-shot network. Tv, on the other
hand, is a variable interval of substantially shorter duration, which is effectively
voltage -controlled by the error signal. This variable interval is defined by the time
that it takes the voltage developed by C28 to decay (via R4y) to a level virtually equal
to the error signal applied as a differential input to the comparator. At this instant
the comparator senses equality, the one-shot is recycled, the interval, Ty, ends and
the interval, TQ, begins.
4.5.4.4.2 Timing and Sensitivity Definitions. - Starting at a reference level
of +4. 1 volts and working to a negative reference of -11.7 volts, the timing waveform
associated with the variable interval is
where E = VR. - Q,,(sat.) - (-VRJy 11 o
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Since this waveform is effectively intercepted by the error voltage soon after
its start, we shall assume that its slope is linear with evaluation conveniently defined
at t=0. Hence, .
E (2)
dt
 Jt=0 R47C28
The fundamental frequency component of the VCO is ftv = 2jr/Tvco = 2T/TV+TQ
radians/second. A derivative function, dflv/dv
€
 , is defined as the modulation sensi-
tivity, M, in radians/second/volt; hence,
M =
dflv
(T + T )v
 v o'
x
dT
dV, (3)
It is clear that the second factor is simply the reciprocal expression of equa-
tion 2. Therefore,
M =
27T
(T + T )2
_
 v
 ° .
X
R47C28
E (4)
= 400 radians/second/volt (nominal)
Once a phase lock is established, the denominator of the first factor is constant
and equal to 0.001 second. With variations in TO under worst-case analysis, Ty must
compensate for these variations, and it is necessary to investigate the condition that
To is properly bounded. Even so, the modulation sensitivity is evidently a function of
limiting values for R47C2g and E.
This factor, M, provides a useful measure of VCO performance when the
oscillator has reached its normal, unperturbed condition of operation. In this condi-
tion equilibrium implies that the fundamental frequency (1 kHz modified by a rational
factor of 5/16) is. precisely equal to that of the timing wheel over an indefinitely long
period of time.
-4;-5.-4._4. _3_Eo.sitional Stability Factors^j^The positional property of the VCO,
previously described, is best illustrated by a graphical relationship shown iriTFigure
4-127. Here, the steady-state VCO frequency is related to its static control voltage.
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Figure 4-127. VCO Frequency as a Function of v
€
ve, by simply integrating equation 3 to establish a linear relationship over a valid
range of the error signal. Thus,
dfiv
dve = M and
(5)
flv = My. + n
* o
where V minimum < V < V maximum
Over a long term and under environmental influences, this characteristic may
be expected to change, perhaps, in three respects: first, the sensitivity, slope M,
may change; secondly, the limiting bounds for the control voltage (abscissa) may
change; and finally, the characteristic may be translated in the direction of the
ordinate. If the latter change occurs, for example, a free-running frequency drift
is implied and is conveniently associated with variations in 12 ; it is clear that the
frequency capture range defined by n maximum and fl mini mum may no longer
straddle the desired reference frequency, firef, and may even exceed this value ~
in which case a phase-lock is no longer possible.
The designer has provided stabilized, zener reference voltages committing
the range of the error signal at the input to. the comparator, Z7, (part of the VCO
network) to vmax and vmin, as indicated in Figure 4-127. Worst case variations
for these limits are dominately expressed by the initial tolerances for the zener
voltages. A dead zone, indicated by the cross -hatched regions in the figure is also
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provided to restrict the range of the error signal derived from Z6. Thus, a lower
bound of -0.6 volt and an upper bound of +2. 8 volts (correspondingly smaller than the
limits vmax and v . associated with the input to Z7) act in a compression network
(diodes CR4 and CRg) to assure the condition that voltage comparison will always take
place at the comparator, Z7. Hence, the VCO, once started, will not fail to operate
for the lack of a recycling condition.
4. 5. 4. 4. 4 Worst-Case Analysis for Sensitivity. - With respect to the bounds
for modulation sensitivity,
6M = (2jr) - - - x 10 radians/second/volt,
we have the worst case for,
R 10,000 ppm (initial tolerance)
50 ppm x AT of 30° C
^
9,000 ppm (aging)
£ ™> PPm f mPerature>20,500 ppm A-L
50,000 ppm (initial tolerance)
50,000 ppm (aging)
400 ppm x AT of 30° C 12.000 PPm (temperature range)
112, 000 ppm A2
simplifying with ^  and A2, the minimum value of the RC product is diminished by
(1.00 - 0.025) (1.000 - 0.112) = 0.87
Evaluation for the maximum (worst case) value of E (the timing voltage)
12. 78 volts' (maximum initial value VRg)
4. 51 volts (maximum initial value, VRg)
0.04 volt
-—— —- (300 ppm x AT of 30 C)4. 55 volts v '
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Therefore, Emax = 12.90+.4.55-0.2 (Qll saturation)
Emax = 17.25volts
Hence, the worst case minimum value of M is
R min. x C28 min.
M = - —- (2ir) x 10 radians/second/volt
max
M . = 2* x4640 x 0.22 x 0.87
mm
 17.25
M . = 325 radians/secbnd/volt
mm
4.5.4.4.5 Worst Case Analysis for Drift and Capture Range. - The free-^
running drift is evaluated by assuming that the uncontrolled segment of the VCO period
is dominant. No assignments are made for initial tolerances with respect to the
principal timing components, Rgs» ^69* ^29* *^e reference Dias developed by VR±,
or the initial activity of the 1C one-shot (Z8). These variances are all compensated
by an initial pre-set adjustment for Rgg, and it is assumed that the design-center
value for the steady-state error voltage (approximately +1.0 volt at TJ3) is developed.
However, aging and temperature variations remain effective; these are
evaluated as follows:
R (as a rheostat): . .- . .
75,000 ppm x (1/5) weighting—*-15,000 ppm (aging)
R
 g: 9,000 ppm x (4/5) weighting- *• 7,000 ppm (aging)
5 0 p p m x T = 30°C » 1,500 ppm (temp.)
A = 23,500 ppm
C : 400 ppm x AT = 30°C 12,000 ppm (temp.)
50,000 ppm (aging)
= 62,000ppm .
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Hence, the mini mum Capture Range is .
Capture Rangemj = 1.55 x 325
= 500 radians/second
The worst case frequency drift, therefore, exceeds the worst case capture
range. However, the difference is not significant and can be easily remedied in a
number of ways. For example, the sensitivity factor may be augmented by appro-
priate changes in R.-.
4. 5.4.4. 6 Summary of Positional Stability. - Summarizing the above discus-
sions, we have examined the worst case conditions relating to the positional stability
of the VCO from the standpoints of
a. free-running drift, ,
b. modulation sensitivity variations, and
c. control voltage variations.
One may conclude that the design for the VCO is inherently sound. While a
deficiency has been discovered, an appropriate remedy is very simply implemented.
4. 5.4.4. 7 Dynamic Transfer Factor. - When the VCO is operating in the
steady-state condition with a phase-lock established, one may conceive an arbitrarily
small increment in the error voltage, vt. The immediate effect is to produce a phase
transient in the VCO output, and a new sensitivity transfer factor, 17 , is defined; this
has a dimensionality of radians/volt, and not radians/second/volt. The latter dimen-
sion is associated with M and the presumption for steady-state operation, but not for
transient operation.
Thus, *» is a useful coefficient which is identified with the transfer function of
the VCO and used in loop analysis with a time-dependent error signal. It must be
dimensionally reciprocal with <f>, the transfer factor associated with the phase com-
parator, since all other transfer functions within the transport servo loop are defined
as dimensionless ratios.
iAs evaluated by the following expression,
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Z8 activity : 1,000 ppm x AT = 30°C 3,000 ppm (temp.)
10,000 ppm (aging)
(Variations with bias at
VR4 and 300 ppm/° C are — ppm (VR4)
not significant.)
A0 = 13,000 ppm
- <J
For simplification, add A's: .. •
 : . ..
A-L + A2 + A- = 9. 8%
Since the nominal operating frequency is 6,280 radians/second, the worst case drift
i s . ' . • ' • • " ; • ' . / •
0.098x6280 = 615 radians/second
This value of frequency drift must remain less than the worst-case (minimum
value in this instance) capture-range, expressed by
~r~ . x M . = Capture Range (minimum)
The quantity Ave may be regarded as the available error voltage range present
at the output of Z6 which is compressed by the action of diodes CR4 and CR5; the factor
1/2 assumes that the operator has preset the initial VCO frequency to its optimum
design-center value (R69). With a minimum drop of 0. 65 volt assumed for each diode
(at Tmax = +60° C) and a worst case potential developed at R65 of +1. 8 volts, we have
Av
« (2x0 .65x1 .8) , , _ . .
_ = ^ _ .' = 1. 55 volts
where
-os. - « > ! . , 'Ik " (u55T«5)
mm mm \ 64 . 65 ./ v /\ mm mm/ .
See Appendix E (Figures J and K for SN54121N)
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or,
47 28 3
= /27r) - x 10 ' = 0.4 radian/volt (nominal) (6)E
nom
=
 °'
496
 radian/volt (6a). mmax (11.00 + 4.05 -• 0.20)
.WORST) "max - 0-496 radian/volt;
CASE I • • • (6b)/ w = 0.325 radian/volt
max .
4. 5.4. 4. 7 Frequency Translation Factor. - The frequency of the VCO is
effectively translated from 1,000 Hz (6288 radians /second) to 312. 5 Hz (1965 radians/
second) which corresponds to the fundamental component of the control -track signal.
The ratio of these two frequencies is a'rational fraction, 5/16, so that the translation
is conceptually a simple problem either in frequency synthesis, or appropriate me-
chanical gearing associated with the capstan drive. The important points to note,
however, are that:
a. the relationship between the VCO frequency and that of the timing wheel
(or, equivalently, the control track signal) must be rational if a phase
lock is to be established;* and
b. if this translation factor is less than unity (downward translation), the
loop gain is diminished precisely by the same factor; the converse condi-
tion applies, of course, if the system had been designed differently.
The first point follows because of the intrinsic nature of a phase-lock, and the
second point follows because the rate of digital information accumulated at the phase
comparator is occurring more slowly than the epochal rate of the VCO signal. To
appreciate this condition more fully, it is clearly evident with a hypothetical case
that it requires ten times less correction if the correction is introduced ten times
more frequently ~ which is simply stating the condition for loop gain in another
sense.
4.5.4.4.8 Worst Case Gain and Transfer Function Summary
H Q = , * x o x ( > (7)-
Hn = 0 .496X 3.75 x |r. = 0.582 (7a)
^ 16
*True only if there is no tape-slippage at the capstan.
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Hn . = 0.325 x 3.40 x — - 0.346 (7b)
"mm 16
The subscript, 0, is introduced to identify this gain factor with the other di-
mensionless transfer functions:
a. H., (jw) - (associated with the accumulated filter functions comprised of
electrical circuit components in the servo amplifier)
b. H2 (jw) - (associated with the transient phase response of the capstan
drive motor)
c. HQ (jw) - (associated with the transient phase response of the tape trans-it .port mechanism)
d. H4 (j o>) - (associated with the transient phase response of the drop-out
BPF which precedes the comparator)
Thus, the overall, open-loop system function is:
GQw) - HQ • H^jco) • H2(jw)/ H3(j«). v'B4(Jw) ' (8)
for which only HQ, defined above, is independent of the error signal spectrum, jco.
The characteristics and a worst case analysis for H^(jw) and H4(jo>) are de-
veloped in the following paragraphs. H2(j<°) and H3(jw) are not considered, but have
been thoroughly analyzed elsewhere.
4.5.4.5 Cumulative Error Voltage Filter. -
4. 5.4. 5.1 Sub-factors of Hq(jco). - In the previous sections, a cumulative
filter function expressed as an output/input dimensionless voltage ratio, has been
described. This function relates to all of the intervening circuitry between the phase
comparator and VCO functions, depicted as station 3 in Figure 4-127, and symbolized
as H- (j w).
It is convenient to express
where the three factors on the right side are identifiable with particular circuit seg-
ments and are in the form for which the magnitudes and the lag angle arguments are
explicit. The network is designed such that at particular nodes a substantial imped-
ance mismatch exists. This condition validates the engineering approximation for
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relatively simple cascaded functions implied by equation 1, rather than mutually
coupled functions which would result in a more complex expression. Thus, the factor,
I AI(W) • < Jxllw 'I is identified with the voltage transfer ratio relating the collector
of Q8 to the emitter of Q10, as shown in Figure 4. -128.
The factor [A2(w)
emitter of Q10 to the output
4-129. ' - " ' ' -
.JX2(")] i
 node of tl
s identified with the transfer ratio relating the
he operational amplifier, Z6, as shown in Figure
4e
MTP~
& <3*3 iCo«/r
€,'.*»»
=J
=: 10
= |0-/L
Figure 4-128. Transfer Function, Q8 to Q10.
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•»»».
Figure 4-129. Transfer Function from Q10 to Z6
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I" jXQ(w)~lThe factor I A3(w) • f J is identified with the transfer ratio relating the
output node of Z6 to the input of the VCO comparator, Z7, as shown in Figure 4-130.
Terminal loading by Z7 and Q9 is not significant and may be absorbed in the assign-
ment for R63.
4.5.4.5.2 Development of Magnitude Increments. - Returning to equation 1
of Paragraph 4. 5.4. 5.1, we may develop each of the magnitude factors, as follows:
s=jw
aA,(w,
l/2\, ras
'PI( D^/2 A Pl/Vxi
1/2
= A
'V72
/ 1 /2\ /(f^(V_\
 + / A* \/„ \ /!VI jiv II " i /oJ' ; I i /o i /o I I ^*i I I Jiv
V O A . 1-1^ l/^ / I XT 1/«T^ 1/^1 \ °1/ I C'-^"\ i/\Dr ,/ \NX DI y \ / . -y iy
S-v -
(2)
(3)
fg*Tt»
'J
- 10
Figure 4-130, Transfer Function Z6 to Z7
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Let 8A (w, X.)
"^
 = 7il ' <3a)
then,
AAi3
or, in total
where i is an index associated with each component, XL typically 3 or 4 resistors,
or capacitors for each factor in equation 1; j is the index associated with each factor
in equation 1 (j =1, 2, and 3).
From the standpoint of worst case condition, each Increment in the magnitude
function due to an increment for any component will tend to augment this function if
criterion for loop stability is to be determined. Thus, AXj (the worst case increment
ostensibly known for each component) will assume the same sign as the associated
derivative function. This results in the condition that ,
AA.. > 0 for all X..
i] i]
and, therefore, in the maximization of the total magnitude increment, A J H ^ j (equa-
tions 4 and 5.
In the first iteration for the derivative, 7^, nominal values for X^ are used
to evaluate this quantity. With a second iteration, the worst-case values, (Xji +AXjj),
or (X^ - AXy) are now known and may be used to improve the accuracy for the deter-
mination of
The success of this approach depends not only on the knowledge of "nominal"
component values, but also on the a priori determination of w^ , the frequency at
which the total phase -lag angle has reached * radians for the total system function,
G(jw) = HQ • H-LCJW) • H2(jw) • Hg(jw) • H4(jw), also determined with nominal values.
Hence, the magnitude margin of stability for the worst case development of all com-
ponents is established with a straightforward evaluation of numeric values, only, of
equations 3, 4, and 5.
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If the value for wa were, otherwise, not determinable, each derivative function,
." " • . . V' -(aA;.j/ax^), would be a variable function of o>, and the task for optimization would,
indeed, be much more ponderable.
The same remarks apply to the worst-case development for the lag-angle
function, examined in the next section. In this instance it is necessary to set w =<*>T,
or that frequency at which the total system develops a transmission magnitude of
unity, to establish the worst-case conditions for phase margin stability.
4.5.4.5.3 Development of Lag-Angle Increments. - As in the previous sec-
tion, we return to the expression for a particular factor of HI(JO>) to establish the
derivative function for the lag-angle with respect to a change in any component, Xj.
The lag-angle associated with the first factor is
a (u>, Xlj - 8 (u>, Xi) - 0 (u (6)
in which 0Q-, is the angle associated with a zero vector and 0pl is the angle associated
with a pole vector. Defined in this context, the lag-angle accumulates with a < 0, and
in the worst case concept, negative increments, Aa , are determined for each incre-
ment,"AXi. The derivatives aresnow defined:
then,
da*
alo"
Let da
701 'pl
aXL aXL (7)
cos
/ Ci?
\S0]
cos
PI
(8)
(8a)
„). etc-il VMil'
^and_the_totalJag-angle increment for
(9)
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4.5.4.5.4 Drbp-Out Filter Evaluation. - When the control track signal, de-
veloped by the playback head, is injected into the servo amplifier, it is regenerated
as a rectangular signal by a one-shot, stage Zl. The duty- cycle may be modified by
a timing adjustment at this stage so that the control track niay be advanced or retarded
with respect to the tone wheel signal. The registration between the two signals may
be observed visually, or by means of an external comparison meter suggested by sta-
tion 11, Figure 4-124, but there is, no conceptual tie-in with the principal loop. Also,
since there is no differential group delay associated with this adjustment, it has no
effect whatever on the characteristics of the loop.
 t
The same conditions do not apply, however, to the drop-out filter which suc-
ceeds stage Zl (station 12, Figure 4-124). It is to be noted that at this point in the
servo system, the error signal has effectively been transformed from deviations in
the voltage domain to deviations in the frequency domain. Amplitude variations, :
therefore, have little direct meaning, unless they are so sizable that limiting and
threshold deficiencies develop. However, the differential group delay characteris-
tic is important. When properly tuned, this narrow band pass network may be ex-
pected not to compromise the stability of the system; but when detuned, its effect on
the system must be investigated.
.Our purpose is to convert this function, H^(ju), in such a way that it is. effec-
tively transformed to a low pass equivalent lag pole with unity transferi In this con-
text it is then directly associable with the vectors previously evaluated for H« (jw) on
the negative axis of reals of the complex plane. Evidently, its relative proximity to
the origin is an undesirable condition, affecting system stability; this is aggravated
in some sense by high Q and the degree to which it is detuned.
For a single-pole resonator, the lag angle, 6, for the narrow band case is
implicitly related to the loaded Q and resonant frequency, u» , as follows:
tan 6 = Q 1 - (i)
in which Q for this approximation is not a function of co, and u does not differ sub-
stantially from u>0. The group delay is
t -d (2)
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and the differential group delay is
At, = Aw seconds (3)
where Aw is regarded as a small tuning error. If the band pass network is to have a
low pass transformation with unity transfer and a lag pole of the form, ,S0/S + S0,
then this is equivalent to stating that
(4); radians/second (4)
or,
Evaluating
7T
4
Aw
dw2 '
dw
tanfl
1 + tan 6 >
(5)
(w .= 27r x 312.5)
From equations 4 and 5 we have, by a simple artifice, established a lag pole which
is effectively variable with a tuning error implied by a selection for u versus o>o, or
equivalently. Aw = (w ± w0). The approximations in the development appear valid
fQr-the-purposes-ofLpredicating,a, vector which may affect the stability of the system.
4.5.4.5. 5 Tabulation 6f Components and Summary. - A tabulation of all
components affecting %(jw) is provided in Table 4-39. With the entry of nominal
values in the expressions for the derivative functions developed for phase lag and
magnitude in paragraphs 4. 5.4. 5.2 and 4. 5.4.5. 3, the increments by which phase
margin and magnitude margin are diminished (correspondingly to the worst case
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choice for the component Increments) is now determinable at the critical frequencies.
Iterations may be included to improve accuracy.
Appendix E determines the proper sign of the drift of the various components
if the critical frequency is approximately 8 Hz, which is the lowest frequency at which
the mechanical portion of the servo loop will tend to resonate. Using a computer
simulation of the electrical and mechanical elements in the complete servo loop, the
transient response of this system has been evaluated. This data is summarized in
Figure 4-131. Plot 43 (sheet 1 of the figure) summarizes the response of the system
under nominal operating conditions. Note that the system has some overshoot, but it
has reached steady state values within 1 second. Plot 44 (sheet 2) shows the perfor-
mance of the system assuming all components have drifted into the worst possible
direction and by the maximum expected amount (drift, rather than misadjustments of
potentiometers, has been assumed). Even under these conditions, the servo system
is stable. Plot 45 (sheet 3) shows the performance when all components have drifted
in the direction opposite to that shown in plot 44. The servo system is very well
damped.
In summary, worst case drift problems will keep the servo system in satis-
factory operating conditions. The major response characteristics of the servo are
controlled by potentiometer R41 (branch 51 on the computer run-off) which sould
normally be set to give a transient response falling between plots 43 and 45 (sheets
1 and 3, respectively).
4. 5. 5 Headwheel Damper Circuit Worst Case Analysis. - The Headwheel
Damper Circuit has been analyzed to ensure satisfactory operation under the worst
case operating conditions of the ERTS recorder. Circuit performance limitations
due to changes in circuit components caused by manufacturer's tolerances, tempera-
ture changes and aging were determined.
4. 5. 5. 1 Summary. - If no changes are made in the original components se-
lected, Damper Circuit performance Is questionable under worst case conditions.
For example, T-^/Trj is supposed to remain much less than one. However, using
the original components, Ti/T2 = 0.175 under worst case conditions. In addition,
(U/T1)min = 0. 312 and (U/T1)max = 1. 13 under worst case conditions.
Using the recommended component values shown in Appendix A, the Damper
Circuit will perform as Intender under worst case conditions. With the recommended
(worst-case)— Also,-(U/-Tr)mln--^-0. 372 and
0. 9 under worst case conditions. These extremes are within the design requirements
determined by Hie computer analysis of the closed loop system.
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4.5V5.2 Symbols - -..
a. Transistor Parameters. -
V , V , V - dc-voltrvges at collector, base and emitter,
' . . ' . , ' . : . . . : . . . . . respectively.
!_,, !_.,"I.,. - dc currents in collector, base and emitter,C B E ." ,
respectively. . ',
Q(h ) - small signal beta or current transfer ratio.
I S • " . " ' . ' " ; - " • ' > .
h. - intrinsic input impedance of transistor.
1C ' . • - ' , • - • - •
A - voltage amplification of transistor.
b. Headwheel Damping Loop Parameters
The parameters and their significance are given in Figure 4-121.
c. Diodes
V - breakdown voltage of zener diode n.
I ' - reverse dc current of zener diode n.
P „ - power dissipation in zener diode n.
4.5.5.3 Worst Case Analysis. - The revised Damper Circuit is shown in
Figure 4-122. The following analysis reflects circuit performance based on the
recommended component changes listed in Appendix A. The component and param-
eter derating (Tables 4-40 and 4-41) applies to 10,000 hour aging over an ambient
temperature range from 0°C to 60°C. Derating specified by Mil standards was applied
when available; otherwise, derating information obtained from RCA Standards and :
device manufacturers was applied. These parameter derating guidelines are con-
sidered to, be applicable to the worst.case requirements
 :pf the ERTS recorder.
a.. Circuit Elements. - Drift of the major circuit elements will have an
effect on the two main Damper Circuit figures of merit, T]/T2 and
U/TI. The drift of each circuit element under worst case conditions
will be computed in this section. Application of the circuit parameter
variations to the figures of merit, T^/T2 and U/Tj, is contained in
Paragraphs 4.5.5.3 a, b and c respectively.
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TABLE 4-40. PASSIVE ELEMENT DERATING FACTORS
Type
RNR-XXC-FP
-XXE-FP
Resistors
RJ24CX
Resistors
RLRXXC-JP
Resistors
RER65FR
Resistors
CK06BX-K
Capacitors -M
CH09A3RA
Capacitors J
CQ09A1MC
Capacitors J3
CSR -
Capacitors
Tolerance (%)
Initial
• • • ±1 , •
±1
±10
±5
±1
±10
±20
±5 '
±5
'
. ±10 ,
Initial
'•'. ; P l U S , ,
10,000 Hrs,
,.±i..9= , . <
±1.9 . •:
Rheo. ±17
±9
. , . _ , . .. . .
± 3 . . .
+20,. -30
+40, -50
I . - . - : . • • • ' • . . •
+5V"-10' ;""- ' .
±5.5
±30
Temp. Char. (%)
.o°c
±0.125
±0.063
±0.625
: , ••
±0.5
±0.25 .
+15
-55 °C
to
125°C
-2.7'
±2 '•' '
(0°C
to '".
70° C)
-3'. 3
60 °C
±0.175
±0.088
±0.875
±0.7
±0.35
"- ••
•+2.5 .
-1.5
'+4..7
Power
Derating
(%)
50
1. Transformer Circuit. - Variations in transformer parameters
change the effective mutual inductance, Mefo, which affects the
overall loop gain, U. The effective mutual inductance, Meff ='
1.1 mH was measured experimentally. Meff in terms of the
transformer circuit parameters of Figure 4-122 is defined as:
M :„
eff
V /I \ V
secf p \ sec
^V VM/T W:M
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TABLE 4-41. TRANSISTOR PARAMETER DURATION
Parameter
XCBO :
<
VBE(sat) :'
VCE (sat) •
^
. .
f
, ;
Derating Factor
Double every 14° C rise injunction temperature for Ger-
manium.
Double
Derate
every 10°C rise .in junction temperature for Silicon.
100% for aging.
Decrease 2.5 mV/°C rise in junction temperature.
Derate 10% for aging (increase maximum).
Derate typical ±20%.
Increase 0.2-0.5 mV/°C rise in junction temperature.
Derate 10% for aging (increase maximum).
Derate
Derate
Derate
Derate
typical ±50%.. . . "
oe -1 o c
50% of +25° C value 'for -55°C. — x 50 = — - = 16%80 o
25% for aging (power rating <1 watt). 16 + 25 = 41 °6
30% for aging (power rating s 1 watt).
Gain Bandwidth, Decrease minimum 25%
The current ratio.,
I
_P
V
R16
"
R35 + R +R16Tl of the transformer.
'R
 1 ((.measured) = 4.7 ohms
Using nominal values, MQ.f^. = —•:
V /I \
sec/ p \
~ir~lT~/
;w*n \*M/
V
sec
r"«(M->>25 + 4.7 +-0. - 0.96 H
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Under worst case conditions of aging and temperature,
( in />4 "• \81. 61/4. 28.. 1024)° I'17mH
( V \sec \
^~p
2. Amplifiers. - The gain, K, which is part of the loop gain, U, is
defined from Figure 4-122 as the voltage gain from the input of
amplifier U5 to the output of amplifier U6. Therefore,
K = (Gain, U5) (Loss of R40-R41) (Gain, U6)
R R
Using nominal values,
Using worst case values,
K -Yl 72-82k\ / 151.6 _\ / 3.78k\
max. \ + 18. 02k/ \148.4 + 15]. 6/ \^ 148 .4 /~
K _ / 62,18k W 148.4 \ / 3.7k \
 = .
min. \ -18.38k/ \151.6 +148.4 ) \ 151. 6/
3. Delay Circuit. - The delay circuit coefficient, k , is proportional
to the voltage at the base of Q-Q, VB; i.e. , k =80 ^s/V = 0.157
rad/V. Variations in k_ will be caused by ch&nges in supply
voltage (Vyp^), and also changes in the resistor (Qll acts as a
variable resistive load to the 9601) and capacitor, C20, which
*A worst case change of ±2% was assumed for M based on data supplied by UTC;
this is the approximate change of VSGC
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dotormtno (lie'output pulStV width. Drif t in tho offtvrtivo:i;osisl!nir«<
of l O l l mMnifos ts itsolf primarily In i-hangos in I ho CUO i-h;irginn
ourivni -ml vollnjjt ' : i.o.. tho'I^ and V^-. of Q I 1 . Chiinjjos In V (-
MVO ihio to Vluin^os in t.hr vt>ll:»m» g!iin. Ay. and rliangos in V^
sim'o N ' ^ . Ay V jj. •
\ \ i lh tho rt>ooiumondod ohiiiig;us in the1 nday C i r c u i t . |Ay| .1- Hj / l \ | ,
siiu-o. MS shown in Appondix F, (1 ••• fi) lV,,. ^^ h ( i % . Thorofor**.
usins; nominal v:il»ios.
l\-l "" IAV'N n '" \ u HH t H / vTTf^io/ :u;.r.k i lookV v.l v -lf> -tii7  '
O.SSfi H for K in kohm
Uiuiov worst i-Mso conditions.
L_J i i5 . '^(nt ' . -^i^J\ o.or>(H{
•i. .isf>k/ \ i»«)k ) :u;. s«)k / i,
\- l . f)75k/ \ : i( i .nk i 101k/ l ' ' S ' i
mMX.
mln.
r
X C \ / O . D f i H H
max.-..-.|Y(V(1 [ : ;;_i,1' -i | 100 S . O ' V -
c
noiu,
\: , V -- . , / O.S-HK
oroaso in V -- ll -— I 100 - [l •-T_T T_—LliOO -I.C",'.1
 V , / I 0.SS5H '
nom/ V
Chiuisos in I will also affect k . Vsimr nominal values:
- C p '
100
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Under worst case conditions:
_ (7.65-4.36)/4.485k _ .Q ?2 ALC 1.01 0.727mA
max. . . ' • • • • • •
Ic = (7. 39-4. 78)74. 575k =
'
increase in I • = I
 T
 max
' - 1J 100 = 11%
c \ic
nom.
'c .
% decrease in 1^ = ( 1 - mm' J 100 - 14.3%
nom.y
The equation given for the output pulse width, T, of the 9601 is;
T • = 0 .32R C
A A
Using nominal values, T = 200 j^s and C = 0.1 uF,
R = R (Qll) - '5.55k'
Since changes in RX show up as changes in Vc and Ic, only
need be varied to- complete the computation of AT and
therefore A k * .
Thus, for changes in C only,
. • 2\. • . '• - .
Tmax. = °'32 (5'55) 0-025x 3°5) [l +J^\ .' = . 20.5-
 us
Tmin. = 0.32 (5.55) (0.975 x l O 5 ) [l +~|] = 195
 us
*The effects of V_, and I on T will be included when the drift of k is calculated,
c . c p .
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(T V / \Tmax> -ij ioo ."l-goo -1)100 = 2-5%
nom. / \ /
% decrease in T = ll -
 T'
min
'V . 100 = 2.5%
\ nom./
As shown in Appendix F, an 8% increase in Vc results in a 6%
increase in T, a 4.6% decrease in Vc results in a 3.5% decrease
in T. Similarly, an 11% increase in I_ results in a 9. 6% decrease
in T and an 14.3% decrease in Ic results in a 13% increase in T.
Also, changes in the zener voltage will result in a -.97% to +2. 24%
change in k .
k = 0.157 rad/V
nom.
Under worst case conditions:
k = (k . ) • ( % T ) (% T ) (% T ) (% T )p p V I CZQ VK4
max nom. C C
.= (0.157) (1.06) (1.13) (1.025) (1.022) = 0.197
k = (0.157) (0.965) (0.904) (0.975) (0.99) = 0.132
min.
4. Zener Supplies. - It was necessary to change the zener supply con-
figuration to permit Qll to meet the requirement - (1 - Q) Rg »h. .
This stabilized AV and thereby reduced the k variation. The supply
configuration shown in Figure 4-122 is recommended. The recom-
mended configuration results in the following worst case results:
14.39V ^ VTrTJ1 s 15.75VVKl • . . .
-15.75V ^ V,_0 =£ -14.39V ' .
7.24V * V__ ^ 7.80V
5.45V * VyR4 * 5.77V
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dVR1)
max.
= 242 mW (60. 5% rated power)
max.. . . . . . . . .
= 187 mW (46.8% rated power)
(ITrno) = 1.65mA; ( P V R 3 )v
 VR3' v D 'max.
max.
' = 1 2 . 4 mW (3.1% rated power)
;
 <PD VR4Ux.
max.
= 242 mW (60.5% rated power)
b. T/T Variations. - It is desirable that T/T « 1 under worst case
conditions. As this ratio approaches ] , Tj which, in turn, cancels
out the effectiveness of the Damper Circuit. If the recommended
value of C19 is used, TJ/T£ using nominal values becomes:
Tl _ R37°16 _ (18. 2 x lO 3 ) (3.3x10"^) _
~T~ ~ "R c -- 3 - e" ~
•2 eq 19 (21 x 10 ) (100 x 10 )
where R = R45//R46//R. ofQll = 21k
eq in
Under worst case conditions: . ,
_1 _ (18.56k) (3.68u) . '_
T ~ (19.8k) (66. 7u) ~
£
The ratio is quite acceptable since Tj/T2 could probably get as high
as 0.1 without appreciably impairing Damper Circuit performance.
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c. U/T-) Variations. - The ratio U/Tj predicts the amount of damping and
should lie;between 0.35 and 0.9 for acceptable damping action.
Using nominal values of k = 61, k&* = 3.2A/rad, kp = 80 y,s/V = 0.157
rad/V,'• Meff. = 1.10 mH, -and TI = 58 ms,
U _ K ka kp Mef f _ 61(3.2) (0.157) (1.1 x 10~3)
—. _ _— o.58
1
 1 58x10
Under worst case conditions,
_U
 = 6.71 (3.2) (0.197) (1.17xlO~3) =
T, ~ ~ (18.02k) (3.045u) '
max.
_U
 = 55.1 (3.2) (0.132) (1.03 x 10"3)
• T- (18.38k) ( 3 . 5 2 u ) " '
min.
Thus, under worst case conditions, U/T^ stays within the design limits
of 0.35 and 0.9.
4.5.5.4 Conclusions and Recommendations. - Based on the calculations pre-
sented in the last paragraph U/T-j could increase 55% or decrease 35.9% from its
initial value. For the previous analysis, the value of U/T-j selected for the Feasi-
bility Model was used for the initial value of U/T-j. Care must be taken when potentio-
meter R39 is set initially to assure that, if the above variations are encountered, the
ratio U/TI will remain in its useful region; i.e., 0.35 « U/Tj ^ 0.9.
In actual use in the flight recorders the system will be aligned as follows: R39
will be adjusted so that the damper will just reach the oscillatory state, this corre-
sponding to U/TI = 1.0; the gain will then be reduced by 4. 7 dB, corresponding to a
U/TI of 0.58; under these conditions, the worst case drift variations will still assure
a stable yet well damped headwheel system.
*Variations in the motor constant, 1^, were not considered since it only decreases;
and, when it does decrease, less damping is needed.
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4.6 COMMAND SYSTEM
4.6.1 Introduction. - The present command system is a completely revised
system from the one initially considered. The major change was the implementation
o.f a completely automatic system; i.e., in the new system it will be possible to go
directly from one operating command to another \vithout giving the required inter-
vening commands. These are now generated internally and sequenced in such a
manner that proper control of the transport is maintained.
A second change in the command system has been considered since it became
apparent that it is necessary to store most operating commands in the recorder
during a primary power turn-off turn-on cycle. This mode of operation became a
requirement when it became known that the spacecraft has only a very limited
stored command capability. To facilitate this change, certain modifications in the
power flow system were also incorporated. (See Paragraph 4.4.1.) These neces-
sitated changes in the power input connector and the Motor Auxiliary board which
controls the distribution of power within the recorder system.
4.6.2 System Description. - The paragraphs that follow are a description of
the new command system, which cover the combined operation of four individual
boards: Command, Control, Cycler and Sync Speed Detector.
TABLE 4-42. OPERATING COMMANDS
Command No. /Command Name
Rewind
Forward
Record
1'lay
MSS Standby
l i H V Standby
HliV Knablc
KHV Hun Tape
n\v fr rvv
Motor Speed
norm il
norm il
norm il
norm il
norm tl
norm t l
norm i!
norm il
Shoe
Position
open
open
closed
elosed
open
open
open
elosed
Capstan
'Speed '
hiBh.
MKn
normal
normal
0
0
0
normal
Capstan
Direction
rewind
forward
f o r\va rd
forward
—
—
—f o rwa rd
WE Signal
Capability
_
— .
MSS if previous command was 5
HBV if previous command was C, 7 t,r 8
MSS if previous command was 5
HBV if previous command was 6,' 7 or 8
—
—
—HBV (command 7 is a prerequisite)
The ERTS recorder system has two types of commands, operating and
special (Tables 4-42 and 4-43, respectively). The former commands cause the
recorder to perform the record/play/winding functions and are generally mutually
exclusive. The second group of commands are for special contingencies and ad-
justments and are generally stored until the issuance of a negating command.
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Power is applied to the recorder by controls external to'-the'recorder
(Figure 4-106). Whenever the Spacecraft Power (PRM) is applied; the recorder is-
placed into the trickle charge mode. Subsequently the WBVTR ON command is
given, which applies full power tosthe recorder and automatically places the unit
into the standby mode. The WBVTR OFF command returns the recorder to the-
trickle charge mode. Stopping the. recorder will not allow the capstan brajte power
to be available so that the tape will coast to stand-still in :ah 'uncontrolled, though
safe, mode. ; '• ; • - •• '.'• . ..
TABLE 4-43. SPECIAL COMMANDS ; •
Command No./Command Name
Voltage Protect Enable
Voltage Protect Disable
Voltage Protect Reset
Lap ;
Record Current Adjust
Command Function
Enable V. P. circuitry
Disconnect V. P. circuitry
Reset action of !y. P. circuitry
Permit lapping of video heads
Adjust level of record current
The manner in which the operating command and control system is accom-
plished is shown in block diagram form in Figure 4-132. All of the operating com-
mands are received by a bank of latching relays. These relays afford the required
signal isolation and provide the basic storage of the desired command. The receipt
of any of these commands will cause a reset of all latching relays in the following
manner. Any new command will generate a 12 ms reset pulse which will clear all
previously stored information in the latching relays. The reset pulse is timed so
that the 45 ms initiating-command pulse will still be present, to assure that this
command remains latched in the relay bank. The latching relays are not reset ;
when converter power is applied unless REWIND or FORWARD had been latched in
the relay memory. All other commands can be remembered for "blind orbit" oper-
ation. Telemetry is also provided to indicate the commands given to the recorder
system, both during WBVTR ON and-PRIMARY POWER ON. ..• .-.
The outputs of the command latching relays are dc signal levels, which operate
the command processor and cycler. The exception to this is the RBV Run Tape
signal, which is a dc signal and is directly applied to the processor. The processor
circuitry interrogates the command levels and, by means of a clock signal (basically
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derived from spacecraft \-lock) and time delay circuits, assures the proper sequenc-
ing of the desired funct ions listed below: ,
1. Power is applied to various electronic circuitry only as required.
Thus, there are tour discrete power distribution conditions: Standby,
Record, KMY Playback, MSS Playback.
•J. Power is applied to the HW/lw motors and they are cycled through their
s ta r t - run modes. . . .
:?. Power is applied'to the'capstan motor to determine the capstan speed
and direction, in the high speed modes, the capstan start-run cycling
is accomplished.
-1. The shoe of the headwheel panel is controlled; that is, the shoe pull-in
coil is powered init ially while the shoe hold coil is powered for the
entire duration of the record/playback process.
:>. Powering of the erase head is controlled in the HBV or MSS record
modes. .
(i. Braking power to the capstan is applied for two seconds whenever it is
desired to stop the tape.
7. UBV/MSS control signals are generated for various video circuitry to
switch internal operating commands.
As part of the KUTS control system, certain interlocks are provided for the
moving components of the system. Thus, the capstan motor can only operate after
the headwheel is up to speed (exceptions to this rule are the high-speed \\ind modes).
The shoe to the.headwheel panel can only close when two conditions are satisfied:
(\\ the headwheel motor is powered; and (2), the tachometer on the capstan indicates
this motor to be above a minimum speed. The above interlocks assure that no
mechanical damage can be done to the recorder system.
In addition, .beginning and end of tape signals are used to inhibit the capstan
from operating when these conditions have been reached. This operation is, of
course, also interlocked'with the capstan direction control. '-Upon command, it is
also possible to override the primary end of."tape switch. This~wi.il allow-an ad'di-"
tional section of tape to -be brought in contact with the.video heads until the second-
ary end of tape is reached. This section of tape will have been impregnated with a
mild abrasive which, in an emergency, can be used to remove any foreign material
that may adhere to the video heads. The lap command is automatically rescinded
every time an internal STOP command is generated within the recorder.
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4. 6. 3 Control System Worst Case Analysis. - The worst case analysis
of the ERTS Control System is divided into two major sections. The first section
deals with system aspects such as input commands, machine modes, mode cycling
and major machine sub-sequences; this section also includes detailed analyses of
various special considerations which affect the performance of the control system
as a whole. The analyses of the second section are presented on a module by
module basis. The result is a detailed study of separable control functions.
Both sections of the worst case analysis include the restrictions imposed
on the electronics package by the ERTS environmental and extended life require-
ments. The stressing of all discrete components including resistors, capacitors,
inductors, relays and semiconductors is based oh limitations specified in the
ERTS Worst Case Analysis Criteria Summary (Appendix H) and/or appropriate military
specifications. When analyzing the TTL family of integrated circuit logic which is ex-
tensively employed throughout the ERTS Control System, use is made of manufacturers
specifications, laboratory testing and numerous verbal and written contacts with
the vendor's engineering department. The results of every laboratory test are sup-
ported as far as possible with a vigorous analytical analysis.
The final section of this report summarizes the overall control system analy-
sis and lists the recommended changes which have been discussed with, and adopted
by, the control system design engineer.
4.6.3.1 System Analysis
4.6.3.1.1 Input Commands and Machine Modes - All commands to the ERTS
Recorder are supplied from an external source and, with the exception of the RBV
Run Tape command, interface with latching relays within the recorder (see Para-
graph 4.6.3.2.1 and Paragraph 4.6.3.2.2 for interface analyses). The set coils of
all command latching relays are electrically isolated from each other and from the
recorder. Reset coils are, as a result, isolated from the set coils. With the ex-
'ception of the Lap command reset coil they are also referenced to primary power
ground.
Input, commands are designated as either operating commands or special
commands. Operating commands are those which initiate normal machine modes —
•MSS Standby, MSS Record, Play, RBV Standby, RBV Enable, RBV Run Tape, Rewind,
Forward and OFF. Special commands are used to initiate a test sequence (Lap),
.power disconnect sequence (Emergency Off) and voltage protection circuitry toggling
(Voltage Protect Negate and Voltage Protect Set).
Every input operating command initiates a corresponding machine mode or
sequence. Operating commands, with the exception of RBV Run Tape, may be
initiated in any sequence; the RBV Run Tape command must always be preceded by
an RBV Enable command.
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The control system will respond to operating command rates up to 1.0
commands per second; however, it is recommended that the restrictions discussed
in Paragraph 4.6.3.1.4b be observed. .
Special commands may be initiated at any time without affecting the latching
relay store of the last operating command; however, all special commands (with the
exception of Voltage Protect Negate and Voltage Protect Set) will reset the last
operating command when appropriately negated. The appropriate negations for
special commands are given in Table 4-44. -
TABLE 4-44. NEGATIONS FOR SPECIAL COMMANDS .
Special Command
Lap
Emergency Off
Voltage Protect Negate
Voltage Protect Set
Negation
Stop Sequence (see Para 2.2.2.1)
Off Cbmmand
Voltage Protect Set
Voltage Protect Negate
The Lap command may be given at any time except when a Stop Sequence is in
progress (see Paragraph 4.6.3.1.3q); however, its insertion has no effect until the
EOTS flag is set when the tape is moving in a forward direction with the headwheel
shoe engaged.
When these conditions are satisfied the headwheel will be lapped on abrasive
tape placed between the primary and secondary EOT positions. The Lap command is
reset by the stop timer (see Paragraph^. 6.3.1.3a and Paragraph 4.6.3.1.3c for
evaluation of stop timer sequence and Lap command reset).
All operating commands with the exception of Off are clocked into D-type mode
flip-flops. Clocking is accomplished using a 1250 Hz reference derived from the
spacecraft clock. The Clock. Data, Preset arid Reset lines to the mode flip-flops
are controlled by the control system logic. When a new external command is given
-the control system reacts-by-first-comparing4he-requirementsof-the new-command—
with the reality of the then existing machine mode. It then "decides" on the safest
and most expeditious means for cycling the recorder to the new machine mode. The
new command is never clocked into the appropriate mode flip-flop(s) until it is both
safe and meaningful to do so. . ' =. ' .
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4. 6.3.1.2 Mode Cycling - As noted above, it is the function of the control
system to apply the appropriate transitional timing sequences heeded to assure both
a smooth and, even more important, safe mode-to-mode transition. The time re-
quired to assure stable operation in a selected mode is a function not only of the
mode selected, but of the previously active mode as well.
In the ERTS control system most of the transitional timing sequences are
performed with the aid of TTL one-shot multi-vibrators.
Worst case times needed to assure stable operation in a selected mode are
given in Table 4-45. The times shown are based on the assumption that stable oper-
ation in the existing mode is achieved before the new command is initiated; the means
for effecting the transitions will become clear in the discussions to follow.
a. Operating Modes
1. MSS Standby - The operation of the ERTS Recorder in the MSS Stand-
by mode will be examined with :the aid of Figure 4-133, which is an
abbreviated diagram of the control system logic as it relates to the
MSS Standby, RBV Enable and RBV Standby modes. When the MSS
Standby command is applied to the set coil of the MSS Standby latch-
ing relay (K5), the following occur:
(a) K5A contacts open to generate the MSS Standby "ON" TM (see
Paragraph-4.6.3.1.4d for analysis of mode telemetry).
(b) K5B contacts close to set the.MSS:status (via K6 latching relay),
and to energize the DC/DC Converter (via the DC Power On
control).
(c) K5C contacts close to energize the mode trigger circuit and to
gate the MSS Standby command to the standby mode flip-flop.
Closure of the K5B contacts generates the DC Power On control only
if the MSS Standby command is preceded by an Off command. The
K10 contacts can never be open when the MSS Standby command is
given, since VP fault and Emergency Off conditions (which actuate
K10) must be negated by an Off command before any other operating
command is applied to the recorder. If this requirement is not met,
no damage can occur. The recorder will merely accept the MSS
Standby command, or any operating command for that matter, with-
out acting on it. When the Off command is ultimately given, all
previously stored commands will be immediately reset.
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Figure 4-133. Standby Mode
Partial Logic Diagram
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When the MSS status is set into the MSS/RBV latching relay (K6),
the MSS TM is generated, as are various MSS commands and con-
trols. These signals are employed for the most part to establish
MSS status throughout the recorder. The singular exception is the
MSS Control signal, which is used to prime the gating of MSS play
voltages.
Grounding the input to the MSS Standby mode trigger circuit (via
K5C contacts) generates a normal operating command reset sequence
(see Paragraph 4.6.3.1.3b) when the MSS Standby command is pre-
ceded by an operating command other than Off. This sequence
resets all operating command latching relays except MSS Standby.
If the MSS Standby command is preceded by a normal Off command
(i.e., one which resets all operating commands including Off) a
reset sequence is not generated. If, however, the MSS Standby
command is preceded by an Off command which leaves the Off relay
set (i.e., an Off command used to negate Emergency Off or VP
fault conditions), an extended reset sequence will be generated (see
Paragraph 4.6.3.1.3b for a full description and analysis of this type
of reset). The extended reset sequence is similar to the Normal
reset sequence in that it resets all previous command latching
relays.
If the previous machine mode required tape movement, the MSS
Standby mode trigger circuit will also generate a stop sequence
(see Paragraph 4.6.3.1.3c). The primary functions of the stop
sequence are to disconnect the capstan motor drive (i.e., by
"clearing" all the run tape mode flip-flops) and to energize the
capstan motor brake circuit.
In addition to energizing the mode trigger circuit, closure of K5C
contacts also gates the Standby command to the data input of the
standby mode flip-flop. It will be noted that this input is enabled
for all operating modes except Rewind, Forward and Off. Additional
control is also maintained via the reset and clock inputs.
If the previous machine mode was Off (Assume first that the Off
latchingjvelay_is^not set), and MSS Standby, RBV Standby, RBV
Enable, Play or Record mode is selected,~the'Power ~OnSequencer
applies an unconditional reset to the standby mode flip-flop by
holding the reset input "low" on power turn-on (see Paragraph
4.6.3.1.3a for description and analysis of Power On sequences).
The "O" output of the standby mode flip-flop is fed back to prime
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one input of a mode clocking NAND gate. The second input to this
gate is the Clock I signal. The Clock I signal comes up "low"
on power turn-on, and remains "low" for approximately 71 milli-
seconds. The Clock I "low" may produce a positive-going edge at
the clock input to the standby flip-flop, but the-effect of this edge
is negated by the over-riding "low" at the reset input. As a result
the standby flip-flop always remains reset for approximately 71
milliseconds after power turn-on. This 71 millisecond delay is
required to provide time for the HW/Ioo start/run one-shot timing
capacitor to charge (see Paragraph 4.6.3.1.3c for analysis of this
requirement).
When the 71ms Power On timer expires, the Clock I signal goes
"high" on the positive edge of the 1250Hz clock, and then "low" on
the next edge. This second edge clocks the standby mode flip-flop
to a set condition. When the flip-flop sets, it latches itself into an
unconditional set via feedback from the Q output to the clock input.
This feedback applies an unconditional and invariant "high" to the
clock input. The constant "high" disables the clock and, as a result,
the standby flip-flop can only be reset by a "low" applied to its
reset input. Since it is only possible to generate a reset via a
Power On sequence, the standby mode flip-flop, once set, will
remain set for all operating modes except Off. The purpose of this
feature is to shorten mode-to-mode cycling times and minimize
power consumption, by allowing the headwheel and Tua motors to
run continuously. Thus, if an Off-Record-Rewind-Play sequence
is desired, the HW and luo motors will each be accelerated to
synchronous speed by the Record command, and then continue to
run as the recorder is cycled first to Rewind and then to Play.
If a Rewind or Forward command is initiated following an Off mode
(with the Off latching relay reset), the standby mode flip-flop will,
of course, not be set. Only those modes which enable the data input
can set the standby mode flip-flop.
If a standby command is initiated following an Off mode which has
left the Off latching relay set (i.e., Off following Emergency Off,
or VP Fault), a reset sequence will be generated to reset the Off
mode latching relay. This sequence has no effect on the time it
takes to set the standby mode flip-flop since, the_ Reset sequence
is completed before the 71ms turn-on delay expires.
The standby mode flip-flop generates the HW and I«j Start and
Standby Command signals. These signals are combined to generate
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the HW and lou motor Start/Run sequence, and to connect the input
signal drive to the motor driver amplifiers. With reference to
Figure 4-133, it will be noted that filtering is incorporated on both
control lines. This filtering serves two purposes: first, it sup-
presses spiking; second, it delays the HW and lou start signal with
respect to the Standby command signal.
This delay is required to insure the proper generation of two delayed
signals.
The signal employing the smaller delay incorporates a 25ms TTL
one-shot. This signal is used to delay the HW and Itu motor drive
signal until after the start windings are switched in. The second
delayed signal (i.e., Headwheel Delay) is derived from a 5 second
TTL one-shot. This signal is employed to unconditionally inhibit
the capstan motor drive for 5 seconds or, until both the HW and Iu)
motors have reached synchronous speed. The 5 second TTL one-
shot output is applied to relay contacts (via a relay driver) which
. control selection of both the HW and I to motor start/run windings.
When the HW and lew Start/Run timer expires, both motors are
rotating at synchronous speed with power applied to their run
windings. When this occurs the recorder has achieved a stable
MSS Standby mode.
2. RBV Standby - When viewed with respect to the control system,
the RBV Standby mode is .very similar to the MSS Standby mode
(see Figure 4-133)'. The main difference is one of MSS vs. RBV
status TM's and controls.
3. Play - When in a Play mode, the ERTS recorder is moving tape at
a normal speed via capstan servo control. The HW and Iu) motors
are rotating at synchronous speed with the headwheel shoe engaged.
The MSS Play vs. RBV Play status of the recorder is not defined by
the Play command alone. The correct MSS vs, RBV status must be
established prior to the initiation of the Play command. Thus, if
the~MSS Plajrmcrde"is"desired^and-the-MSS-vs-. RBV-status-of-the
recorder is RBV, the Play command must be preceded by an MSS
Standby command. Conversely, if RBV Play is desired and the
MSS vs. RBV status of the recorder is MSS, the Play command
must be preceded by an RBV Standby command.
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Cycling of the recorder to a Play mode will be described with the
aid of Figure 4-134. When the Play command is applied to the set
coil of latching relay K2, one pole generates the Play TM and
applies power to the DC/DC Converter via the DC Power On control.
The latter function is, of course, only performed if the previous
mode was Off.
The Play sequence is initiated by a third set of K2 contacts, which
energize the mode trigger circuit and the mode flip-flop gating logic.
The Play mode trigger initiates a Normal Reset sequence, unless the
previous operating command was Off with the off latching relay reset.
A Stop sequence is only generated when the Play command follows
a high speed (i.e., Forward or Rewind) mode.
The mode flip-flop gating logic performs the following functions
when the K2C latching relay contacts close:
(a) inhibits the gating logic to the Record mode flip-flop.
(b) enables the data input to both the Standby and Play mode flip-
flops.
The Record mode inhibit is provided to insure a coincident mode
flip-flop switchover whenever a Record command follows a Play
mode. It does this by preventing the Record command from propa-
gating to the data input of the Record mode flip-flop. When the Play
command latching relay is reset during the Normal Reset sequence,
the Record inhibit is removed. The Record mode flip-flop is not
immediately set, however, because both the Record and Play mode
flip-flop clocks are disabled by the Reset Clock inhibit. As a result,
nothing happens until the Reset Clock inhibit is removed at the end of
the normal reset sequence. When this occurs the first clock pulse
will transfer control from the Play mode flip-flop to the Record
mode flip-flop. (Note that the Play mode flip-flop assumes a logical
"O" state when it stores the Play mode command.)
If the sequence of events is reversed (i.e., a Play command follows
a record mode) the Play command is not inhibited, but rather delayed
via a filter at the data input to the Play mode flip-flop. The time
constant of the filter is long enough to insure that, in the worse case,
the record inhibit propagates to the data input of the Record mode
flip-flop before the data line input to the Play mode flip-flop goes
"low." As a result it is impossible for both the Record and Play
mode flip-flops to be "ON" at the same time.
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Figure 4-134. Record/Play Mode
Partial Logic Diagram
BE REVISED 451/452
TO BE REVISED
When the Play command is proceeded by an RBV or MSS Standby
mode, the Play mode flip-flop may or may not be clocked to a "O"
(i.e., "ON") state before the reset sequence mask inhibits the Clock
I signal. There is a seven microsecond period from the time when
the Play latching relay contacts close to the time when the reset
sequence mask appears (see Paragraph 4.6.3.1.36 and Figure 4-135).
If the clock edge occurs during this period, the Play flip-flop will be
turned ON. If, one the other hand, there is no clock edge during this
time, the Play mode flip-flop will not be turned ON until after the
reset sequence mask is removed, following the reset sequence. It is
really of little importance when the Play mode flip-flop turns ON
following a Standby mode, because there is no control "back-tracking"
to be done. In other words, the Play mode is merely an extension or
enlargement of operation in a Standby mode. (Note that the Play
command enables the standby mode flip-flop.)
When the Play command follows a high speed mode, a Stop sequence
is required. The Stop sequence applies an unconditional preset to the
Play mode flip-flop. As a result it is impossible to turn on the Play
mode flip-flop until after the Stop sequence tinier has expired. This
is an important inhibit since it locks out Play mode cycling until after
the capstan motor is stopped and all high speed controls are reset.
If reference is made to Figure 4-134, it will be noted that there are
other preset inhibits which lock out the Play mode flip-flop; namely,
Power ON sequence, Off command and RBV Enable.
The Power On inhibit is combined with the Stop timer inhibit. When
a Play command follows an Off mode, the Power On preset insures
that the Play flip-flop is powered on in a set (i.e., OFF) condition.
It remains in this state for approximately 55 milliseconds, or until
the extended Power On inhibit is removed from the clock input. When
this occurs the Play flip-flop is clocked to a "O" (i.e., ON) state by
the first positive-going edge of the Clock I signal.
The Off command preset serves two purposes: first, it inhibits the
Play mode when the Play command is given with the Off latching relay
set; second, it immediately interrupts the Play mode when an Off
command is given following play.
Finally, it will be noted that a Play flip-flop preset is also generated
by the RBV enable command, ft. will be remembered that the RBV
Enable command is a precursor to the RBV Run Tape mode only. As
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a result, it is not related in any way to operation of the recorder in a
Play mode. Thus, if an RBV Enable to Play sequence is initiated, the
Play mode flip-flop is unconditionally locked out until the RBV Enable
latching relay is reset.
When the Play command is entered into the Play mode flip-flop, the
flip-flop assumes a logical "O" state. The "low" appearing at the Q
output is then gated to the capstan Record/Play flip-flop where it
gates that fiip-flop to a set condition. When the capstan Record/Play
flip-flop sets, the Capstan command and Capstan Control signals are
generated as shown in Figure 4-134.
The Capstan command is applied to gate C along with the HW delay
signal. There it awaits completion of the HW and loo Start/Run
sequence (if initiated) before:
(a) enabling the capstan driver amplifier via the Capstan Driver
control;
(b) enabling the Capstan Run signal.
It will be noted that the Capstan Driver control is delayed from the
Capstan command by 25ms. This delay is required to allow time
for relay selection of the appropriate capstan motor windings.
The Capstan Run signal is applied to two loads. The first load is
Gate D. Gate D "ANDs" the Play dc signal (generated by the Play
mode flip-flop) with Capstan Run, to generate special ±22Vdc power
for the capstan servo module.
The Capstan Run signal is also applied to the capstan sync speed
detector logic. Here it enables the normal speed detector circuit,
while removing an unconditional reset on the headwheel shoe flip-flop.
This reset is normally applied to unconditionally inhibit headwheel
shoe pull-in for all modes except Record, Play and RBV Run Tape.
The description and analysis of capstan sync speed detection and head-
wheel shoe control is presented in Paragraph 4.6^3.2 .4 and will not
be considered here.
The Capstan Control signal is applied to the Stop logic (see Paragraph
4.6.3.1.3C)to:
(a) inhibit the Stop sequence for a Record-to-Play or Play-to-Record
mode transfer.
(b) enable the Stop sequence for transfer from Record or Play to any
other operating mode.
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The Play dc command is generated by the Play mode flip-flop to
.enable all unconditional Play voltages throughout the recorder.
The Play dc signal is VANDed" with an MSS status indicator (MSS
Control) to enable MSS Play voltages.
The capstan motor is a two phase hysteresis synchronous motor with
three sets of windings. One winding set is employed in the Record,
Play and RBV Run Tape modes, while the other two sets are employed
for Start/Run sequencing in the Rewind and Forward modes. The
selection of the normal speed windings required by the Play, Record,
and RBV Run Tape modes is simplified by the fact that there are no
requirements for a Start/Run sequence, and/or direction control.
Thus, in a normal state the capstan motor is connected to operate
at normal speed. If a high speed mode (i.e., Rewind or Forward)
is selected, the normal speed windings are switched out. The capstan
motor will then accelerate via a Start/Run sequence similar to, but of
much shorter duration than that employed by the HW and luo motors.
If the Rewind mode is selected the high speed winding phasing must
also be reversed to produce tape motion in a reversed-from-normal
direction. (See Paragraph 4.6.3.1.2a7 for a detailed analysis of
capstan motor winding and direction controls.)
Record. - When in a Record mode, the ERTS recorder is moving
tape at a normal speed controlled by a 250Hz reference source derived
from the spacecraft clock. The headwheel and Iu> motors are rotating
at synchronous speed with the headwheel shoe engaged.
The Record command is similar to the Play command in that it does
not implicitly define the MSS Vs RBV status of the recorder. There-
fore, if the recorder is to achieve the required MSS Vs. RBV Record
status, the Record command must be preceded by the appropriate MSS
or RBV Standby mode. Operation of the recorder in the RBV Record
mode is entirely analogous to operation in the RBV Run Tape mode.
The major destinction is that, when the RBV Run Tape mode is
selected, the actual recording time is directly (and therefore,
accurately) controlled by the command level itself.
Cycling of the recorder to a Record mode will be described with the
~aidof "Figure 4-*134-.—Whenthe-Record -command-is applied-to the set—
coil of latching relay Kl, one pole generates the Record TM on status
and connects the DC/DC Converter via the DC Power On control. A
third pair of contacts, KIC, initiates the record sequence by ener-
gizing the Record mode trigger circuit and the Record mode flip-flop
gating logic.
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With reference to Figure 4-134, it will be noted that there are marked
similarities between the Record and Play modes. For example, both
the Record and Play mode flip-flops use the same clock input signal
(i.e., Clock I) and very nearly identical (through reversed) preset
inhibits. The reversal is required simply because the Play mode and
Record mode flip-flop revert to logical "O" and logical "1" states,
respectively, when turned ON.
The data input to the Record mode flip-flop is enabled by a properly
executed RBV Run Tape command as well as the normal Record com-
mand. When the recorder is operating in a normal RBV Record mode
the RBV Run Tape sequence is locked out by the absence of an RBV
Enable command. If the recorder is operating in an RBV Run Tape
mode and the Record command is given, the RBV Enable command
will be disabled by a normal reset sequence. This in turn will over-
ride the RBV Run Tape command and the recorder will continue to
operate in an RBV Record mode.
When the Record mode flip-flop is set, it in turn sets the capstan
Record/Play and Erase flip-flops. The operation of the capstan Re-
cord/Play flip-flop was previously discussed. The erase flip-flop
is employed to energize the master erase head in all Record modes.
The Erase flip-flop is controlled by a Power On inhibit and a clocking
gate. The Power On reset is applied during a Power On sequence to
insure that the Erase flip-flop will not be powered on in a set or ON
state. The clocking gate is driven by the normal Clock I signal and
a combined Power On/Stop timer input. The purpose of the Power
On/Stop timer input is to disable data clocking during the Stop sequence
interval. As a result of this input, Erase turn off will be delayed for
approximately 1.7 seconds when cycling from a Record mode to all
modes except Play. (Play is excluded because Record-to-Play and
Play-to-Record cycling do not generate a stop sequence.) The effect
is to produce a blank (i.e., unrecorded ) section of tape following
the recorded segment.
If a Play command follows a Record mode, the stop sequence is not
generated and the Erase flip-flop is reset on the second clock edge
following the normal reset sequence. The first edge is used to
coincidently switch the Record mode flip-flop OFF and the Play mode
flip-flop ON.
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5. RBV Enable. - The RBV Enable mode is similar to the RBV Standby
mode in that, when stabilized, it generates the RBV status and causes
both the HW and I u) motor to accelerate and run at synchronous speed.
In spite of these similarities however, RBV Enable is a logical pre-
cursor to the RBV Run Tape mode only. This fact will be clear if
reference is made to Figures 4-134 and 4-135. With reference to
Figure 4-135, it will be noted that the RBV Enable command is reset
by all subsequent operating commands except the RBV Run Tape on
command. Moreover, with reference to Figure 4-134 it is apparent
that, for the RBV Run Tape command to be effective, it must be
preceded by the RBV Enable mode.
6. RBV Run Tape. - The RBV Run'Tape command initiates a controlled
RBV Record mode when preceded by an RBV Enable command (see
Figure 4-136.) The input RBV Run Tape command is unlike any other
externally applied command in that it does not interface with a com-
mand latching relay. E is instead applied to the control logic directly,
via a dual gate Schmitt trigger. When the RBV Run Tape input goes
"high" (indicating RBV Run Tape ON) the Schmitt trigger generates
both a TTL 'low" and a TTL "high."
The TTL 'low" is applied to the RBV Tape TM detector. The TM
detector converts the "low" input to a standard -7.5 volt (nominal)
TM output signal.
The TTL "high" output is applied to a NAND gate, which inhibits the
RBV Run Tape ON command unless it is preceded by an RBV Enable
command. H both commands are present, then the output of the
NAND gate goes "low" to enable the Record mode flip-flop gating logic.
The output of the NAND gate is also applied to a 140- ^sec TTL one-shot.
When, the RBV Run Tape signal goes "high" the one-shot is disabled.
When the RBV Run Tape signal enables the Record mode flip-flop the
recorder immediately cycles to a Record mode. It remains in this
mode until the RBV Run Tape Command input goes "low". When
this occurs the Record mode flip-flop gating input is disabled and the
140 us one-shot begins to time.
When the one-shot fires it generates a pulse which, in turn, fires the
Stop timer. The Stop tinier immediately institutes a special Stop
sequence (see Paragraph 4.6.3.1.3c), which resets the Record and
Capstan Record/Play flip-flop and brakes the capstan motor to a
stop.
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Figure 4-135. Stop/Reset/Off Control
Partial Logic Diagram
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Since a reset sequence is not initiated by an RBV Run Tape OFF
command, the recorder will revert automatically to the RBV Enable
mode when the special Stop sequence is completed. Actually, the
recorder never really leaves the RBV Enable mode, since the head-
wheel drive is unaffected by a Stop sequence.
K the RBV Run Tape command is ON when another operating command
is given, the control system will interrupt the RBV Run Tape mode by
resetting the RBV Enable command via a normal reset sequence. The
; recorder will then cycle to the last mode selected.
7. Rewind. - When in a Rewind mode the ERTS recorder is moving tape
in a reversed from normal direction at a speed four times the normal
speed, or 40 ips. The headwheel and Iu> motors may or may not be
rotating, depending upon the nature of the previous machine mode
(see Paragraph 4.6.3.1.2al). Under no condition is the headwheel
shoe ever engaged in the Rewind mode.
The operation of the control system in the rewind mode will be de-
scribed with the aid of Figure 4-137. With reference to this figure it
will be noted that, when the Rewind command is applied to the set
coil of latching relay K3, the following occur:
(a) K3A contacts open to generate the Rewind TM ON signal.
(b) K3B contacts close to energize the DC/DC Converter via the
DC Power On control.
(c) K3C contacts close to energize the Rewind mode trigger circuit,
and generate the Rewind signal.
When the Rewind mode trigger circuit is energized, it generates a
normal reset sequence unless logic power was disconnected by a
prior off command which left the off relay reset. If the previous
machine mode was OFF with the off latching relay remaining set
(i.e., an Off following Emergency Off or VP fault), a modified ex-
tended reset sequence will be generated (see Paragraph 4.6.3.1. 3b).
The Rewind mode trigger circuit generates a Stop sequence only if
the previous operating mode required tape motion. The Stop se-
quence disconnects power from the capstan power amplifier and
applies power to the capstan motor brake.
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Figure 4-137. Rewind/Forward Mode
Partial Logic Diagram
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The Stop sequence has no effect on the HW and I CD motor drive. There-
fore, if the HW and Iiu motors are running before the Rewind command
is initiated, their operation will not be interrupted. Conversely, if
the HW and I ID motors are not running when the Rewind command is
initiated they will not be energized by insertion of the Rewind command.
The Rewind signal unlatches or inhibits the Record and Play mode
flip-flops, and is applied as a data input to the Rewind mode flip-flop.
Before examining the effect of data line clocking, it will be necessary
to first consider the effect of overriding presets.
With reference to Figure 4-137, it will be noted that the Rewind mode
flip-flop is preset (i.e., held OFF) by the following:
(a) an Off command;
(b) Power On sequence;
(c) Stop sequence.
The Off command unlatch is provided to insure that:
(a) when the Off command is given, the Rewind mode will be
immediately locked out;
(b) when Rewind follows Off with the Off relay set, the Rewind
mode will be locked out until the Off latching relay is reset.
The Power On sequence preset is provided to insure that the Rewind
mode flip-flop is always powered on in a "I" (i.e., OFF) state.
The Stop sequence inhibit is generated to either hold off rewind cycling
until after the capstan motor has stopped (Rewind command following
Forward, Record, Play or RBV Run Tape ON modes), or to disconnect
rewind status from the capstan drive electronics (Forward, Record,
Play, or RBV Run Tape ON commands following a Rewind mode).
When the Rewind mode flip-flop is clocked to an ON (i.e., reset) state,
-it^primes-the gating-ofthe7BOTP/BOTS_indicatorsjto iheJBOjVEOT
Flip-flop, and generates the following capstan-oriented command levels:
(a) Speed command
(b) Direction command
(c) Capstan Speed control
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When the Speed Command signal goes "low" in the Rewind mode it:
.(a) enables a relay driver which, in turn, applies power to the
capstan driver amplifier after the correct capstan motor
winding configuration is selected (see Figure 4-137);
(b) primes a flip-flop in the Stop sequencer which will enable the
Stop sequence when a new operating command is given (see
Figure 4-135 and Paragraph 4.6.3.1.3c).
(c) increases the High Speed Control signal level which, in turn,
increases the.Search mode Off-Tape signal .threshold."'
The Direction Command signal goes "low" in the Rewind mode to
enable a JK flip-flop which, in turn, selects the reversed from
normal capstan motor winding phasing which is needed to rewind
the tape.
The Capstan Speed Control signal goes "high" in either the Rewind
or Forward modes to:
(a) enable the high speed JK flip-flop which selects the capstan
motor high speed windings via a relay driver;., ',
(b) fire the 1.5 second high speed Capstan Start/Run timer;
(c) enable logic .which connects the high frequency (i.e., 1250Hz)
reference source to the capstan driver amplifier.
Sequencing of the Rewind capstan commands is rather straight-
forward when the Rewind command is preceded by a mode which does
not require tape motion. However, when the Rewind mode supercedes
or is replaced by a Play, Record, Forward or RBV Run Tape ON
mode, cycling is complicated by the need to first stop the capstan
motor and then reorient its windings and drive before allowing it to
accelerate to its new stable state.
With reference to Figures 4-135 and 4-137 it will be clear that, when
the Rewind command is given following a Run Tape mode, it is
theoretically possible to clock the Rewind flip-flop to an ON state
before its Stop sequence preset goes "low". The width of this "window"
can be calculated by subtracting the time it takes for the Rewind
command to propagate to the D input of the Rewind flip-flop, from
the time it takes for the Stop sequence preset to appear. This time
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will vary from 16.5 jjsec to 88.2..M.sec. Thus, if the Clock I signal
goes "high" during this time, the Rewind flip-flop will be turned on.
Although the turn-on is only transitory in that the Stop sequence will
turn off the Rewind mode flip-flop, the resuttant pulse on the Capstan
Speed Control line will fire the 1.5 second Start/Run timer.
Once the Start/Run timer fires, it times for a full timing period.
If this time is longer than the Stop timer interval, the Start/Run
timer will not be timed out when the Stop sequence expires. As a
result, the Rewind flip-flop may turn on without restarting the Start/
Run timer. Thus the capstan motor will be powered on via its high
speed run windings. Consequently, it will not attain synchronous
speed and, as a result, the tape will rewind at a slower than normal
speed.
fii calculating the worst case limits for both the high speed capstan
Start/Run and Stop sequence timers, the following worst case results
were obtained:
(a) Start/Run timer .
@ 0°C, 1.29 seconds 4 td 4 1.81 seconds
@ 60°C, 1.20 seconds 4 td 4 1.70 seconds
(b) Stop sequence timer
@ 0°C, 1.56 seconds 4td 42.21 seconds
@ 60°C, 1.46 seconds 4 td 4 2. 07 seconds
With regard to these figures it is obvious that, in the worst case,
the Start/Run interval can be longer than the Stop sequence interval.
To Insure that this does not occur in practice, one of three steps
must be taken:
(a) reduce the Start/Run timer interval by changing the 26.1 kohiri
timing resistor to 21.5 kohms. This will alter the Start/Run
timer interval to the following worst case extremes:
@ 0°Cj 1.06 seconds 4 td 4 1.49 seconds
-@ 60°C7-OT99 seconds 4-td41-,40 seconds—
(b) increase the Stop sequence timing interval by increasing either
CT or RT- (CT and RT refer to external timing components
associated with the Stop timer one-shot.) If CT is increased from
82 uF to lOOuF the Stop timer interval will then be:
@ 0°C, 1.9 seconds 4td4 2.7 seconds
@ 60°C, 1.78 seconds 4 td 4 2.53 seconds
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(c) specify initial tolerances on both the Start/Rim and Stop sequence
timers so as to minimize overlap. This can alter original time
intervals to read as follows in the worst case :
Start/Run timer
@ 0°C, 1.29 seconds td 4 1.61 seconds
@ 60°C, 1.2 seconds td 4 1.56 seconds
Stop sequence timer
@ 0 °C, 1.78 seconds 4 td 4 2.21 seconds
@ 60°C, 1.65 seconds 4 td 4 2.07 seconds
To reduce the Start/Run timer as suggested by step (a) is not advisa-
ble, since a minimum start time of 1.20 seconds is required to insure
that the capstan motor achieves synchronous speed. With regard to
step (b), the suggested change will insure that at all times there is
virtually no overlap between the Start/Run and Stop timers. Step
(c) is also a possible alternative since, if initial values are properly
chosen, the overlap is eliminated.
With reference to Figure 4-137, it will be noted that the stop signal
is applied as an inhibit to the capstan direction and high speed JK
flip-flops. This inhibit is inserted to mask a transition when the
Clock n signal is forced "high" by a clock inhibit at the beginning of
a reset sequence. (See Paragraph 4.6.3.1. 3b).
The Stop inhibit is selective in that it inhibits resetting of the Capstan
Direction flip-flop on a Rewind-to-Forward, Rewind^to-Record or
Rewind-to-Play transition. It also inhibits the resetting of the high
speed flip-flop on a high speed-to-Record or high-speed-Play transi-
tion. This is done to preserve the overall Rewind or high speed
status until after the high speed modes are reset by newly inserted
Record or Play commands.
8. Forward. - Operation of the control system in the Forward mode is
similar in many respects to that in the Rewind mode (see Figure
4-137). For example, both the Forward and Rewind mode flip-flops
employ identical preset and clock input signals. Moreover, both
modes require high speed capstan control and a Start/Run capstan
motor sequence.
The major differences between the Rewind and Forward modes are
two: first, whereas the Rewind mode flip-flop primes the BOTP/BOTS
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gating, the Forward mode flip-flop is ORed with the Capstan nip-flop
output to generate EOTP/EOTS gating; secondly, when the Forward
mode is selected, the-rewind JK flip-flop is not turned ON.
9. OFF. - When the recorder is in an Off mode, the DC/DC Converter
is turned off and, as a result, all control logic is inoperative. The
Off command may be initiated at any time and is required to negate
either the Emergency Off command or a VP fault condition.
The response of the control system to an Off command will be examined
..."' with the aid of Figure 4-135. K the command is given while the re-
corder is in a mode other than Emergency Off, or VP fault, the K9B
off latching relay contact closure will:
(a) generate the off signal,
(b) institute a special Stop sequence.
The Off signal is applied as an unlatch control to all mode flip-flops
except Standby. The special Stop sequence performs all of the
functions of a normal Stop sequence (i.e., disconnects power to the
capstan motor driver and applies braking to the capstan motor).
B will be noted that the Off command, unlike all other operating com-
mands has no mode trigger circuit and cannot as a result generate a
normal mode reset sequence. This omission is intentional, since it
would be unadvisable for the Off command to generate a mode reset
and hence disconnect the DC/DC Converter before the capstan motor
has been stopped. Still is a requirement that the Off command be
capable of resetting the last operating mode command, so as to
achieve its goal of disconnecting the DC/DC Converter.
To achieve this end the Off command generates an extended off reset
sequence, which is extended in that it occurs at the end instead of at
the beginning of a Stop sequence.
The means for effecting this reset will be clear if reference is made
to Figure 4-135. When the Off command is given, the Stop timer is
fired and prnpfgatfts a "low" to P^ 4 of "AND" Eate A13-Z9 before the
Off command is able to propagate a "high" to pin 5. The delay in
pin 5 propagation is, produced by the filter network between the Stop
signal and the pin 5 input. During the Stop sequence, pin 5 goes "high"
while pin 4 is held 'low" by the Stop tinier. When the Stop timer
"times out, " it propagates a "high" to the pin 4 input of A13-Z9.
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This forces the gate output to go "low". When this occurs the Reset
one-shot is fired. The reset oner-shot resets all command latching
relays including that for the OFF command. This, inturn, removes
the DC Power On signal from ground to disconnect power to the
DC/DC Converter relay. This causes the converter to drop out. As
a result, all power to the control system (with the exception of
telemetry and primary power) is disconnected. The recorder will
remain in this state until a new operating command (other than Off)
is given.
IE the Off command is initiated when the recorder is in an Emergency
Off or VP Fault mode, the K9A contacts reset the Emergency Off and
VP Fault relays. This causes the K10 relay contacts in the reset
network to close. When this occurs the common mode reset line is
pulsed to reset all operating commands latching relays except off
(see Paragraph 4.6.3.1.3b for complete analysis of this type of reset).
This, inturn, places the recorder is in an Off mode with the Off
latching relay set. When a new operating command is given, the
presence of the Off signal will generate a reset sequence. K is im-
perative that this sequence be completed before the new input command
level is removed.
Analysis of the time it takes for this reset sequence was calculated
using worst case delays, and found to be 39.1 m's maximum (see Table
4-46). Since this time is less then the minimum command level
period (i.e., 40ms), the reset sequence will always terminate before
the new input command level is removed (see Paragraphs 4.6.3.1.3b2
and 4.6.3.2.1c for supporting analysis).
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TABLE 4-46. OFF RESET SEQUENCE TIMING
Step
1
2
3
4
5
6
7
8
9
16
11
Action
Operating command initiated
Input command latching relay contacts close
DC/DC Converter Relay contacts close and
converter turns on
Logic voltage Stabilized
A13-Z9-4 goes "high" to fire reset timer
Q3 turns on (see Figure 4-135)
Kll picked up (voltage applied to reset
coils of latching relays)
Off command latching relay resets
Reset timer expires (see Figure 4-135)
Q3 turns off
Kll drops out removing reset
Time
(fa Milliseconds)
0
1.5/3.5
11.5/13.5
13.5/15.5
14.8/22.8
16.4/24.4
19.3/27.3
20.8/28.8
24.6/36.4
24.8/36.6
27.3/39.1
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4. 6. 3.1. 3 Special Modes. -
a. Lap. - The Lap permits lapping of the video heads on special abrasive
tape placed between the primary and secondary end of tape positions.
When the Lap command is given, it unconditionally generates the TM
Lap on signal and inhibits the EOTP flag (see Figure 4-138). The Lap
mode is negated by any mode transition which requires a Stop sequence.
Since it is required that the recorder be in either a Record or a Play
mode with the headwheel shoe engaged before lapping can occur, it is
obvious that the Lap mode control logic is not all-inclusive; that is,
insertion of the Lap command alone will not insure that the video heads
will be lapped. It is generally not advisable to lap the video heads in the
Record mode, because the heat produced at the pole tips by the record
current adds to the frictional heat already produced by the lapping pro-
cess itself. For the Lap command to be effective, it must be given when
the recorder is either in a Play mode or some other mode from which
Play can be reached without instituting a Stop sequence. This limits the
choice of pre-play modes to Off, RBV Standby and Record.
Because of the simplicity of the Lap mode logic, the worst case analysis
v.-us limited to an evaluation of Ql in the saturated state (see Figure4-138).
The maximum saturation current of Ql is given by:
At this current the worst case h-pg = 37 , and the maximum base current
requirement is 25. 3xlO~3/37 = 683 MA. At 0° C, where R is mini-
mum, Vbe sat is given as 0. 84 volts.
ron
Once again, at 0° C the worst case TTL logic drive capability is given by
a linear approximation as:
V^ . = -140 L + 2. 8Drive D
Using this equation, the maximum base drive resistance can be calculated
from:
-140 L + 2. 8 = L R + Vbe ,D D B sat
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From which,
-140 I" + 2. 8 -
sat
-140 X 683 X 10~6 + 2. 8 - 0. 84
683 X 10~6
= 2700 ohms.
The calculated value for R~ is less than that chosen in the original design.
Thus, if Ql is to be fully saturated in the on state, R51 must be reduced
from 4700 ohms to 2430 ohms which is the nearest standard one percent
preferred value.
b. Emergency Off and VP Fault. - Although the VP (Voltage Protect) Fault con-
dition is not initiated by an external command, the effect which it has on the
ERTS control system is wholly analagous to that produced by the externally
applied Emergency Off command (see Figure 4-139). When either the
Emergency Off command is given or a VP Fault condition exists, primary
power is removed from the recorder, except for power to the voltage pro-
tection circuitry and a trickle charging network. This, in turn, causes
the DC/DC Converter relay to drop out, both by virtue of the 301 ohm
trickle charging resistor's inability to supply holding power, and by a
disconnect from primary power ground. As a result, the control system
is disabled and the recorder is forced to turn off. -•*•
With reference to Figure 4-139 it will be noted that, when either the
Emergency Off or VP Fault latching relays are set, -24. 5 volt primary
power is applied to turn on relay A13-K10 within the control system.
When energized, this relay disconnects both the DC/DC Converter relay
ground return (via contacts K10B) and the accelerated reset network (via
contacts K10A).
When an Off command is given to negate either an Emergency Off or VP
Fault condition, the Off command latching relay (A13-K9) is set. When
this occurs, the reset coils of both the Emergency Off and VP Fault
latching relays are energized via the Off Reset signal. Primary power
is immediately re-applied to-the control system and relay A13-K10 is :
de-energized. When K10 is de-energized, the closure of contacts K10A
pulses the common mode latching reset coils. The width of this reset
pulse will vary between 2.16 ms and 4. 63 ms (see Paragraph 4. 6. 3.1. 3b
for supporting analyses). Since the externally applied Off command is
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still active after the reset pulse disappears, all operating command latching
relays (except Off) will be reset. The recorder will thus revert to an Off
mode with the Off latching relay in a set condition. The Off relay will not be
reset until another operating command is given (see paragraph 4. 6. 3.1. 2a).
In the preceding discussion the purpose of the K10B contacts was not discussed.
These contacts serve two purposes: First, in the Power Off cycle, they re-
move the DC/DC Converter relay load from the trickle charging network;
this limits the primary power drain to normal capacitor leakage currents.
Secondly, in the Power On cycle, the synchronous closure of K10A and K10B
contacts allows the accelerated reset pulse to reset the previous operating
command before the DC/DC Converter relay can be picked up. Of course,
the DC/DC Converter would be turned off anyway in the process of resetting
the previous operating command; however, the presence of the K10B contacts
prevent the DC/DC Converter from being pulsed unnecessarily with primary
power. t
There are some inherent problems with the negation of the Emergency Off
and VP Fault conditions. These problems are caused by the fact that the Off
latching relay is not reset by the accelerated reset pulse. As a result, both
the Emergency Off and VP Fault latching relays will have power applied to
their reset coils until a new operating command is given. This could produce
a potentially dangerous situation* if, for example, the primary power regulator
fails while the Off latching relay is set. If this were to occur, the VP Fault
latching relay would have power applied to both its set and reset coils.
The effect which this has on relay operation can be described with the aid of
-Figure 4-140 which is a cross.-sectional view of the balanced.armature latching
relay. With reference to this figure, it will be noted that both the set and
reset coils of the relay are wound to generate opposing flux in a common core.
As a result, if the reset coil is energized, the armature will rotate from, the
solid line position to the dotted line position. If the reset voltage is then
maintained while an equal voltage is applied to the set coil, the net coil
produced flux will be reduced to zero. As a result, the armature and relay
contacts will remain in the reset position, until the reset coil voltage is
removed.
If these events are translated to the previously suggested case (i. e. , a
primary power regulator failure with the Off mode latching relay set),
it is obvious that the VP Fault latching relay will not respond to the VP
Fault condition. As a result, if the fault persists and a new operating
command is given, the DC/DC Converter will be allowed to turn on and
*Subsequent external command system changes have resulted in a revision of the
Voltage Protect controls. The only danger remaining is the fact that under VP Negate
conditions, any primary supply over voltage is proportionately applied to the inter-
nally generated DC/DC Converter voltages and thus may over stress certain components.
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remain on until the Off mode latching relay is reset. Fortunately the
TTL control logic is protected against the -39 V to -18 V primary power
extremes which can occur during a primary power regulator failure.
However, since the false turn on is largely due to the continuous nature
of the Off command reset, it would not occur if the Off Reset signal were
transformed to a pulse. This can be accomplished quite readily by trans-
ferring the K10B normally closed contacts to the opposite side of the
operating command relay contacts (see dashed lines in Figure 4T139).
This would free the K10B -NO contacts to open the Off Reset signal
ground as shown. Thus, when an Off command is given to negate either
an Emergency Off or VP Fault condition, the Off Reset signal would only
be active (i. e. , at ground potential) until the K10 relay is de-energized.
Once the K10 contacts fall back to their de-energized position, the Off
Reset signal would be disconnected. This would remove the reset from
the Emergency Off and VP Fault latching relays and thereby enable the
recorder to respond to either an Emergency Off command or a VP Fault
condition.
c. Voltage Protect Negate and Voltage Protect Set. - The Voltage Protect
Negate and Voltage Protect Set commands are toggling commands which
either disconnect or connect the voltage protection circuitry (see Figure
4-139). When the Voltage Protect Negate command is given, all power
is removed from the voltage protection circuitry. The VP Fault relay
is not energized when this occurs and, as a result, the recorder will
continue to operate in the then current mode.
With the voltage protection circuitry disconnected, the recorder is re-
quired to withstand continuous primary voltage extremes of -20 volts and
-34. 5 volts at an ambient temperature of 35° C. Within the control sys-
tem, only the reset function is directly affected by primary power voltage
extremes. The analysis of both accelerated and normal resets (see Para-
graph 4. 6. 3.1. 3b), shows that the reset function is unaffected by voltage
variations within the -20 to -34. 5 volt extremes.
Since the DC/DC Converter incorporates Zener diodes to limit over-
voltage surges, the -20 volt to -34. 5 volt input variation translates to
an output variation of only ±10% with respect to nominal, for each con-
verter voltage. Thus, for example, the +5. 6 volt TTL logic voltage
applied to the control system will vary from +5. 04 volts to +6.16 volts.
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This voltage Is decoupled by an LC half-section filter within each control
module such that, if worst case loading is assumed, * the voltage extremes
applied directly to the logic within each control module would be
Module V5. 6 -@ Logic
A9 44.47 to +5.47
All +4. 52 to +5. 52 ; - - - ;
A12 +4.47 to +5; 47
A13 +4.46 to +5y45
The recommended voltage range for TTL series 5400 logic is given by
the manufacturer as +4. 5 volts to +5. 5 volts, when operating over a tem-
perature range from -55° C to _125° C. From this, it is obvious that the
above calculated extremes are close enough to the recommended extremes
to insure satisfactory operation of the logic in the VP Negate mode.
It has thus been shown that, when the Voltage Protect Negate command is
given and the primary voltage is allowed to vary from -20 volts to -34. 5
volts, the control system logic will respond coherently.
4. 6. 3.1» 3 System Sub-Sequences.
a. Power On. - When the ERTS Recorder is in an Off mode, the DC/DC
Converter is turned off and, as a result, all power is removed from the
control system logic. When a new operating command is given, the DC/
DC converter is turned on and logic power is reapplied. Since the TTL
logic has no permanent memory of its own, it is necessary to prime it to
a safe and meaningful state when power is applied. This priming is ac-
complished via the Power On sequences. Power On sequencing is com-
plicated by the fact that, due to interaction, different areas of the logic
must be primed for different periods of time. Thus, there are three
distinct sub-sequences within the major Power On sequence (see Figure
4-141). . : ; •
The first of these sub-sequences (incorporating one shot 218, gates Z12,
Z5, Z13 and associated components) insures that all mode and mode-
associated flip-flops are powered on in an Off state. The second
•'•Assumed worst case loading is based on maximum TTL logic current drains given
at 35° C for Vcc = +5. 0 volts. The maximum current drain at 5. 0 volts is totaled
for each module and converted to an equivalent resistance. The actual voltage ex-
tremes of +5. 04 volts and +6.16 volts are then applied to the equivalent load resis-
tance in series with the series resistance of the input LC filter.
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subsequence, incorporating one shpt Z18 and gates Z9 and Zll, locks
out the Stop sequence trigger and enables an Off mode reset sequence.
The third power on sub-sequence is of longer duration than the first two.
Its purpose is to inhibit the clocking of mode flip-flops until all system
one-shots are charged. A secondary function of the third sub-sequence
is to provide a prolonged inhibit at the input to the Stop timer.
1. Sub-Sequence 1.•".-• The.first of the three Power On sub-sequences
noted above is required to insure that every mode flip-flop is powered
on in an OFF state. This is done by applying a power-on "low" to
either the reset or preset input of each mode and mode-related flip-
. flop. The logic required to perform this conditioning includes one-
shot multivibrator Z18, gates Z12, Z5, Z13 and associated compo-
nents shown in Figure 4-141.
With respect to one-shot Z18, it is obvious that the "0" output will
power-on to a "high" and remain "high" until the voltage at the input
capacitor (CIO) is charged to a "i" level. When this occurs, the one-
shot fires and the "0" output goes low for approximately 1.4 ms. (see
Figure 4-142 waveform b). Analysis has shown (see Appendix G) that it
Is difficult to predict the turn on time of Z18 with any degree of accuracy.
By using worst case parameters, the turn on time (as shown in
Appendix G) will vary from 1.9 ms to 7.9 ms. It is for this reason
that the Z18 "0" output is ORed with still another Power On reset
at gate Z12.
The diode Power On reset generated at Z12'Is unlike the Z18 turn on
reset, in that its duration and incidence is not directly related to time.
As Vcc rises, Z12-2 remains at a logical "low" until Vcc is large
enough to turn on the series diodes. This does not occur until after
Vcc passes the "1" logical threshold for TTL logic (i. e. , 1. 0 to 1. 8
volts over a 0° C to 60° C temperature range). As a result, Z13-6 is
held "low" until after all logic has passed its threshold level. This
"low" is used to either preset or reset each mode flip-flop to an OFF
state (see Figure 4-142 for Power On waveforms).
In the worst case analysis of the diode Power On reset, both minimum
and maximum firing delay times were calculated. The maximum firing
delay obviously occurs when V FT is maximum, Vc~c~i"s minimumrand
VL is maximum (see Figure 4-141). At the maximum firing point,
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Figure 4-142. Mode Flip-Flop Power On Timing (Sub-Sequence 1)
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and
IT = IF + IL = 4. 71 mA.
at 4.71mA.,
V~ = 0. 88 volt (from curves, assuming 0° C and TC =2. 2 mV/° C).
Thus,
V = 3 x 0. 88 = 2. 64 volts.
FT
Therefore,
VL (Final) = Vcc - V__
r 1
= 4. 68 - 2. 64
= 2. 08 volts.
Thus it is seen that the maximum required firing level is exceeded
under worst case conditions. As Vcc stabilizes in 2. 0 milliseconds
(substantiated by laboratory measurement), the maximum firing delay
will then be 1. 91 milliseconds.
The minimum firing delay requires that VFT be minimum, Vcc be
maximum and VL be minimum (i. e. , 1. 0 volt). At the minimum
firing point,
VL 1.0
and,
IT = IF + IL = 1. 82 mA
at 1. 82 mA,
V =0. 418 volt (from curves, assuming 60° C and
— TC = 2. 2 mV/°C)
Thus,
V = 3 x 0. 418 = 1. 254 voltsFT
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The minimum firing delay can thus be calculated from:
2 2^4 — S
t = =^-=2— x 2. 02 x 10 = 0. 842 ms5. oo
Thus, on power turn-on, the firing delay (Tp) of the diode reset will
range from 0. 84 ms to 1. 91 ms.
When logic power is removed from the control system, it is imperative
that all charging states be reduced to a quescent state before power is
reapplied. If reference is made to Figure 4-141 (which shows the
Power On sequence logic) it will be noted that there are two capacitors
which must be fully discharged when logic power is removed (i. e. ,
CIO and C17). When power is removed from the associated networks
the guaranteed low input condition is restored to the one-shots via
rapid discharge of the capacitors through a Schottky or hot carrier
diode. The worst case or longest time discharge will obviously be
associated with the largest capacitance; i. e. , C17.
The curve of dynamic resistance Rd vs. diode current, I, is approxi-
mated from the data sheets by the relation,
Rd I = 63 X 10~3
This expression was obtained by approximating a typical curve given
by the manufacturer.
With reference to Figure 4-141, the expression for the capacitor dis-
charge current I as a function of time, t, after logic power is removed
is:
e~V2xlO~3 • e'Vfid C17 (1)Rd
where Vcc = initial voltage on capacitor
-t —3
e /2xlO assumes that logic power is reduced to zero with
a time constant of 2x10"^ seconds after DC /DC
Converter turn-off
The current through the diode after the supply voltage is reduced to
o
zero can thus be determined by letting t = 2 x 10 in equation 1. The
resultant current is 0. 1 mA maximum. At this current the maximum
worst case diode drop is +0. 45 volts. Since 0. 45 volts is less than
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., the minimtun one-shot "1" threshold level of +0. 8 volt, an input "low"
is instantaneously guaranteed when logic power is removed from the
control system. As a result, a normal Power On sequence will be
generated when logic power is reapplied.
2. Sub--Sequence 21 - In a Power On sequence the "0" output of one-shot
A12-Z18 is also employed to dub a 1. 4 ms pulsed "Stop" Command
signal (see Figures 4-135 and 4-141). This pseudo stop command
performs two functions; namely,
(a) forces J-K flip-flop A13-Z8 to power on in a reset condition;
(b) pulses A13-Z9-4 "low" and then "high" to enable an Off mode
reset.
J-K flip-flop A13-Z8 is reset during the Power On sequence so as
to unconditionally inhibit a mode generated Stop sequence. It does
this.by forcing,a "low" at pin 12 of and gate A13-Z9. Since pin 13
.is also held "low" during power turn on, it might therefore seem
academic to hold pin 12 low as well. (The mode trigger circuits
do riot pulse on power turn-on.) However, in this regard, it should
be realized that the only correct state for flip-flop A13-Z8 during
Power Oh, is the reset state. The set state is only justifiable when
Z8 is clocked there by a previous Run Tape mode (see Paragraph
4.6.1. 3c).
Sub-sequence 2 pulses pin 4 of AND gate A13-Z9 during power-on so
as to enable a previous Off command to be reset (see Figure 4-135).
It is imperative that a previous Off command be reset before the
Stop timer inhibit (generated by power on sub-sequence 3) is re-
moved. If the previous Off command is not reset during power turn-
on, it will be reset later via an Off command instituted Stop sequence.
However, if the Stop sequence is enabled, the reset which it produces
will also reset the active command. As a result, the control system
will not acknowledge the last operating command. The recorder
. will thus revert to an Off mode with the Off latching relay
reset.
3. Sub-Sequence 3. - The third Power On subsequence (see-Figure
4-141) is prolonged beyond that of either sub-sequence 1 or 2. Its
direct purpose is to inhibit both the Stop timer and the mode flip-flop
clock for approximately 55 ms after power turn-on.
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The reason for inhibiting a Stop sequence during power turn-on was
noted briefly in Paragraph 4. 6. 3.1. 3b above, and is treated at length
in Paragraph 4. 6. 3.1. 3c.
The mode flip-flop clock I signal is inhibited in order to delay mode
clocking until after all TTL logic one-shots have charged to a stable
state. If the Power On .clock inhibit were removed, the new operating
command would be immediately clocked into the required mode flip-
flop^) as soon as the Power On sub-sequence 1 is terminated. This
would, in turn, fire one-shots which had not yet charged to a stable
state. The result would be greatly foreshortened one-shot period
(see Appendix G for analysis). This would result in erratic per-
formance which could conceivably damage the recorder.
The minimum duration of sub-sequence 3 is defined as the time re-
quired for the longest period one-shot to charge to a stable state after
power turn-on. The longest period one-shot within the control system
is the HW and Io> Start/Run timer. The period of this one-shot (as a
function of power on charging time before firing) is plotted in Appen-
dix G. With respect to this figure, it will be noted that the minimum
worst case time required to assure HW and Iw motor acceleration to
synchronous speed, is given as 3. 5 seconds. This time was arrived
at on the basis of laboratory test. If this minimum time is to be
guaranteed in the worst case, the minimum worst case power on
charging time must them be 52 milliseconds. This time defines the
required minimum duration of Power On sub-sequence 3.
In order to achieve this relatively long power-on delay, it was at first
decided to employ the same technique used to delay turn-on of A12-Z8
(see Figure 4-139). This required the addition of one-shot A12-Z19
with an associated input charging network which, on power turn-on,
would delay turn on of Z19 for no less than 52 milliseconds. This
would, in turn, delay turn on of flip-flop Z10 and, as a result, in-
hibit mode flip-flop clocking for a period of 52 ms.
By employing an analysis similar to that shown in Appendix G, it was
shown (see Figure 4-143) that it is almost impossible to predict the
turn-on delay of Z19 with any accuracy, if external RC charging is
employed. With respect to the figure it will be noted that, if a mini-
mum turn-on delay of 52 ms is to be guaranteed in worst case, an
input charging capacitor of at least 140 uF would be required. This
capacitor would unfortunately result in a ridiculously long turn-on
delay if charging proceeded via the "t for maximum charging" curve.
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It was therefore recommended that the RC delayed turn on technique
be abandoned in favor of one having a greater degree of delay cer-
tainty. A new technique was proposed which required the addition of
still another one-shot, Z (see dotted signal path in Figure 4-141).X
By adding Z the waveforms of Power On sub-sequence 3 will be as
shown in: Figure 4-144. With regard to this figure it should be noted
that the resulting clock inhibit (curve d) during power turn-on, will
vary from 59.9 to 94.4 milliseconds, assuming worst case conditions.
(b)
O
6--i
M. *
.!..:_
Figure 4-144. Power On Clock Inhibit Waveforms (Sub-Sequence 3)
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b. , Command,Resets. - Since all input operating commands with the exception
.. .of RBV Run Tape interface with the recorder via latching relays, the con-
. trol system must incorporate some means for resetting the previous com-
mand when a new command is given. This is accomplished via reset
sequences which, when initiated, apply voltage to the reset coils of all
command latching relays in common (see Figure 4-135). The duration
of the reset sequences are timed to always fall within^ the active period
of the last input command level. (The duration of the externally applied
command level is specified as 45±5 milliseconds.) As a result, all com-
mand latching relays will be reset with the exception of that which is
receiving the new operating command. Following the reset sequence
the .recorder will respond to the last operating command, and that com-
mand alone. . .
The reset sequence incorporates three distinct sub-sequences; namely,
(1) Normal mode reset sequence
(2) Off reset sequence
>. : (3) Accelerated reset sequence
The normal mode reset sequence is the major sub-sequence, in that it is
employed when cycling between operating modes other than off. The Off
reset sequence is similar to the normal reset sequence, except that it is
responsive only to an Off command or the EOT/EOT condition. The ac-
celerated reset sequence is employed whenever primary power is removed
and then re-applied to the control system (i. e. , when an Off command is
issued to negate a voltage protection fault or an Emergency Off mode).
1. Normal Mode Reset Sequence. -
Description. - The normal mode reset sequence is employed to
reset the command latching relay of the previously active mode
when cycling between operating modes other than Off (see Fig-
ure 4-135), It is initiated by any one of the seven mode trigger
. circuits. When a new operating command is given, the corre-
spondingjnode^ trigger circuit generates a positive-going pulse
which propagates to A13-Z4-8, where it is applied to a reset
timing network. The reset timing network consists of two one-
shot multivibrators, A13-Z10 and A13-Z5. A13-Z10 is the
main reset sequence timer, and fires as soon as A13-Z4-8 goes
. "high". This causes A13-Z10-6 to go "high" and remain "high"
for approximately 12 milliseconds. When A13-Z10-6 goes "high",
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transistor Q3 is turned on, thereby energizing relay Kll. When
the contacts of Kll close, voltage is applied to the reset coils of
all command latching relays in common. When the 12 millisecond
period of the main reset timer expires, Q3 is turned off, Kll is
de-energized and its contacts open to terminate the reset sequence.
When this occurs, the input command level is still applied to the
last initiated operating command latching relay. As a result,
this relay will remain in a set condition, and the recorder will
cycle to a corresponding mode.
With reference to Figure 4-135, it will be noted that a second
one-shot (A13-Z5), having a nominal delay of 54 milliseconds,
is fired approximately 1. 5 MS after the main reset timer. This
one-shot serves two purposes: First, it disables the input cir-
cuitry of the main reset sequence timer, so as to enable only one
reset sequence to be initiated per input command level period;
secondly, it disables the mode flip-flop clock during the active
period of the input command.
The inhibits generated by the A13-Z5 one-shot are needed be-
cause of the contact instability which results when, during the
reset sequence, both the set and reset coils of the last initiated
command latching relay are simultaneously energized. This
phenomena can best be explained with the aid of a simple dia-
gram showing the command latching relay mechanism (see
Figure 4-145). With reference to the figure it will be noted
that the command latching relay incorporates a permanent mag-
net and a balanced or floating armature. The armature is shown
in the set position. If it is assumed that both the set and reset
coils are not energized, then the armature will remain in the set
position by virtue of the pulling force of the permanent magnet
flux, 0C. If voltage is applied to the set coil the armature will,
of course, remain where it is. If, however, the reset coil is
energized while the set coil is energized, the flux produced by
the reset coil (0A) will cancel that produced by .the permanent
magnet (0^). As a result the armature will not experience a
magnetic force and will be free to oscillate about its pivot point.
When this condition exists, as it does during a normal reset
sequence, the position of the contacts is uncertain.
As a result of this uncertainty it is possible for the input com-
mand latching relay to generate a second mode trigger pulse
during reset. In the absence of the inhibit placed upon the main
reset timer by the 54 ms mask timer, a second mode trigger
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pulse could initiate a second reset sequence. A second reset
sequence, in turn, would reset all operating commands and
leave the recorder in an Off mode.
Analysis. - In analyzing the normal mode reset sequence, the
following areas were investigated:
(a) Mask timer delayed turn on,
(b) Minimum and maximum reset times,
(c) Reset capability in worst case
When analyzing the delayed turn on of the mask timer, the equiva-
lent circuit shown in Figure 4-146 was used. The voltage generator
V (t) is employed to simulate the drive capability of the OR gate
which pulses both the reset and mask one-shots. The expression
for V (t) was obtained from manufacturers' data showing V out
(1) Vs load current. The bracketed values for R56 and C17 show
the extreme values which prevail over a temperature range
from 0° C to 60° C. It should be noted that VT(Z5) and V (Z10)
refer to the input threshold voltages of one shots Z5 and Z10,
respectively. When the expressions for time-to-threshold versus
Vrp(Z5) and time-to-threshold versus Vrp(ZlO) were derived and
solved using worst case values, it was discovered that it was
possible for the mask one-shot to fire before the reset one-shot.
If this occurs, the ;mask will inhibit the reset one-shot, and a
reset sequence will not be generated.
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Figure 4-146. Reset Mask Timer Network
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By increasing R56 from 33 ohms to 270 ohms the transient
loading on the driver OR gate is reduced and, as a result, there
will be no delay associated with the firing of the reset one-shot,
Z10. .As a consequence, Z10 will alv/ays fire before Z5.
Both the minimum and maximum reset times were calculated
using worst case conditions. The minimum reset time was of
interest, since it had to be long enough in the worst case to
insure that the input command latching relays were always
reset. The maximum reset time was of interest, since it had to
be of shorter duration than the minimum input command level
(i. e. , less than 40 milliseconds). Table 4-47 shows the deriva-
ti ~n of both the minimum and, maximum reset times.
With reference to the table, it is obvious that both the minimum
and maximum reset time requirements are met. The minimum
duration of the reset applied to the command latching relays is
obtained as 11. 5 ms, by subtracting the minimum time shown in
step 5 from that shown in step 9. This time is more than adequate
since the latching relays require an operate time of only 1. 5
milliseconds. The maximum duration of the reset sequence is
shown by step 9 of Table 4-47 to be 23. 3 ms. This time is much
shorter than the minimum input command period and, as a result,
the new operating command will not be reset.
TABLE 4-47. NORMAL MODE RESET SEQUENCE TIMING
Event
1. New mode command initiated
2. New mode contacts close
3. Reset timer fires
4. Q3 turns on
5. Relay Kll picks up (reset
applied)
6. Previous command latching
relay resets
7. Reset one-shot expires
8. Qll turns off
9. Kll drops out (Reset
removed)
Time
(in milliseconds)
0
1.5/3.5
1. 5/3. 5 (Negligible Delay)
3, 0/5. 0
6.0/9.5
7. 5/11. 0
11. 3/17.1
11.5/17.3
17.5/23.3
TO BE REVISED
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With reference to Figure 4-135, it will be noted that the normal
mode reset voltage is applied to all reset coils in parallel through
a 47 ohm resistor in series with the primary supply voltage. The
nominal resistance of each reset coil at 25° C is 1130 ohms ±10%.
The minimum and maximum values of coil resistance over a 0° C
to 60° C temperature range is determined by applying the equation,
Rf t Ri
where v
R, is the resistance at the temperature t.
R. is the resistance at the temperature t.
ai is the temperature coefficient of copper at t..
Successive applications of this equation yield the resistance
extremes for each reset coil of 919 ohms (at 0° C) to 1435 ohms
(at 60° C). Since the reset voltage is applied to eight reset coils
in parallel, the effective resistance will vary from 114. 9 ohms to
178 ohms.
The pick-up voltage of the command latching relays is given by
the manufacturer as 13. 5 volts maximum at 125° C. At 125° C
Rcoil = 1720 ohms. Thus Icoil (req'd) = 13. 5/172Q. = 7. 84mA.
If it is assumed that relay pick-up is by ampere-turn requirement,
then, for the per coil resistance extremes of 919 ohms and 1435
ohms, the pick-up voltage (Vpu) can be calculated as follows:
a tO°C V = 919 x 7.84 x 10~3 = 7. 2 voltsPU
at60°C V = 1435 x 7.84 x 10~3 = 11. 25 volts
If it is assumed that the "minimum" primary voltage is that which
can occur in the VP Negate mode (i. e. , -20 volts), the minimum
available reset coil voltage can be calculated with the aid of
Figure 4-147.
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Figure 4-147. Normal Mode Reset Network
From the figure ,
Rcoil
Vcoil = — • x 20.0
• ; • - . . ' Rcoil + R. .
- - 44
= 13.4 volts
Since Vcoil ^> Vpjj (required), the reset capability is guaranteed
in the worst case.
2. The Off Reset Sequence. - The Off Reset sequence is employed to:
(a) Reset a previously set in Off command while a Power On sequence
is in progress, following the initiation of an operating command
other than Off.
(b) Reset the previous operating command when an Off command is
initiated. This sub-sequence will also reset the Off command
latching relay.
(c) Reset the previous operating command when the EOT/EOT flag
is set.
The Off Reset sequences are unlike the normal reset sequences in
that they are not initiated via a mode trigger circuit. Off Reset
sequences are initiated via entrance through the Stop sequence loop,
or via a Power On sequence (See Figure 4-135. With reference to
the figure, it will be noted that both the Off command and the EOT/
EOT flag gain entrance to the Stop sequence loop via OR gate A13-Z4.
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The role of the Power On sequence in generating an Off reset se-
quence will become clear in the discussion to follow.
If it is assumed that the Off command latching relay is set when an
operating command other than Off is given1, a Power On sequence is
generated (See Paragraph 4. 6. 3.1. 3a). The Power On sequence
pulses pin 4 of AND gate A13-Z9 "low" and then "high". While this
is occurring the pin 5 input to the AND gate is powered on to a "high",
and held "high" by the presence .of an Off command "low" at pin 5 of
OR gate Z13-Z4. Thus, when pin 4 of the AND gate goes "high", pin 6
of A13-9 goes "low" to fire the reset timer. The requirements for
the Off reset sequence, so initiated, are that it be completed before
the newly applied operating command level goes low. (The minimum
time allowance is 40 milliseconds.) The maximum period of the Off
reset sequence is shown in Table 4-46.
With regard to the table it will be noted that the maximum worst
case time required to execute* the reset sequence approaches, but
dcx's not exceed, the minimum duration of the externally applied
operating command. !
If an Off command is given while the recorder is in another operating
mode, a reset sequence is not generated immediately (See Figure
4-135). The Off command forces a "high" at the pin 5 input of AND
gate A13Z9, and also fires the Stop timer. The Stop timer enables
the Stop sequence which disconnects tape drive * arid applies braking
to the capstan motor (See Paragraph 4. 6. 3.1. 3£ for analysis of
Stop sequence). •• '•- . • - • . . . • i " .; ;j
When the Stop timer is fired, the pin 4 input of AND gate Z13-Z9 is
driven "low" before the Off command input to pin 5 goes "high".
At the end of the Stop sequence, pin 4 is driven high; this transition
fires the reset timer. The reset timer resets not only the previous
operating command, but the Off command as well. Then, in the
absence of an active operating command, the DC/DC Converter is
turned off and the recorder reverts to an Off mode with the Off
latching relay reset.
If the EOT/EOT (Off) flag is set while the recorder is in an active
operating mode, an Off reset sequence is generated. This sequence
is identical to that produced when an Off command is given to negate
a previous operating mode. , .
 : ;;
Off command latching relay is always left in a set condition when an Off command
is given to negate either an Emergency Off command or a Voltage Protect Fault
condition.
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Accelerated Reset Sequence. - The Accelerated Reset sequence is
employed.to reset all previous operating commands whenever primary
power is re-applied to the recorder (i. e., when an Off command is
issued to negate either a Voltage Protection Fault or an Emergency
Off mode). (Note that this sequence can also occur when the VP
Negate command is. active.) This sequence does not employ the reset
timer or, for that matter, any of the control system TTL Logic. It
instead employs an RC charging network which is connected in series
with the reset coils of the command latching relays (See Figure4-135).
The equivalent circuit of the accelerated reset sequence network is
shown in Figure 4-148. Analysis of this circuit shows that when VpRI
is re-applied to the network, the expression for the voltage across
the reset coils is:
fcCl Rl
With reference to this equation the expression for VR(t) at t=o and
t= » can be shown to be:
• C1 • '
Vr ( to> = T^I XVPRI Vpri ; <
XVPRI Vpri
The curve for VR(t) as a function of time after primary power is
re-applied, will then be as shown in Figure 4-149.
In analyzing the accelerated reset network, it was necessary to
answer the following questions: (1) Does the network reset the pre-
-vious-command-latchin^relaytsj-in-the-worst case.-?,-and (2)_Is_the___
accelerated reset effectively removed from the reset coils when
VR(t) equals VR(co)?
Before either of these questions could be answered it was necessary
to determine the worst case relay pick-up voltage requirements.
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Figure 4-148. Accelerated Reset Network
Figure 4-149. Accelerated .Reset ?ulse
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MIL-R-5757/71 specifies a maximum pickup Voltage of 13.5 volts at
1215°C. Since this:;is a maximum value, it implies that the coil re-
sistance is also maximum. The maximum coil resistance at 125° may
be calculated from:
-T)i
'J
where
R. '= maximum coil resistance@25°C (Given as 1243 ohms)
• R, = maximum coil resistance @ 125° C
ai = temperature coefficient of copper
T f = 125°C • . ' • ' • ; • •
T. = 25°c
Substitution of values yields a maximum coil resistance of 1720 ohms
@125°C. If it assumed that relay pick-up is by ampere-turn require-
ment, it is thus possible to calculate the current requirement at 125° C,
and apply this value at any other temperature. If this is done for the
0°C and 60° C temperature extremes, the resultant pick-up voltages
• will b e r . • • • • ' • ' - • " v - • . . . - . . . . . , . • • . . . . , . . . : . . . • - • .
a t O ° C 8.82 Volts ^ VR (Pickup) ^ 7.20 Volts
at 60° C 11. 25 Volts ^  VR (Pickup) ^ 9.21 Volts (4)
If equations (2) and (3) are solved using worst case values in modes
other than Vp negate VR(t««) will assume the .following values:
At.O°C, : 24.25 Volts > / V ^ ( t ) / > 22. 65 Volts
.XV O
At 60° C 24.4 Volts >A^R(t ) /' > 22; 9 Volts (5)
And,
At 0°C 0.64 Volt > /VR(to) / > 0.35 Volt (6)
At60°C 0.81 Volt >A^R( t ) / > 0.44 Volt
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Inspection of sets 4,and 5 will show that, in the worst .case, the pick-up
voltage is always achieved when primary .power is re-applied to the
accelerated reset network. . . , , ': '"
• ' - - • - - '
Comparison of sets 4 and 6 will show that, in the steady state condition,
the pick-up voltage is effectively removed.
If the pick-up voltage values given in set 4 are substitutedlnto equation
1, it is possible to solve for the total time that an effective pick-up
voltage is applied to the reset coils. The minimum and maximum reset
times arrived at in this way are 2.21 milliseconds and 4. 63 milliseconds,
respectively,, since 2.21 milliseconds is greater than the operate time
of the command latching relay (i.e., 1. 5 milliseconds) a reset is
always guaranteed. . .
If equations 2 and 3 are solved using worst.case values in the VP
Negate mode, where the ambient temperature in the VP Negate mode
is specified as 35° C, VR(to) and VR(t») will assume the following
values:
19.0 Volts < /V_ (t ) / < 33.6 Volts (7)R o . - . ,
... . '-..-. ';".' . ' •' ' "'• ! • • • •
0.33 Volts < /VR (t - ) ' / < 1.0 Volt / " '^ " '" . . , (8)
The required pick-up voltage Vgpu at 35° C'is: >
 :
8.28 Volts < VRpu < 10. 1 Volts ' (9)
Inspection of sets 7 and 9 will show that, in the VP Negate mode, the
pick-up voltage is always exceeded when primary power i^ re-applied
to the accelerated reset network.
Comparison of sets 8 and 9 will show that, in the steady state condition,
the reset pick-up voltage is effectively removed.
Once again, if the pick-up voltage values given in set 9 are substituted
into equation 1, it is possible to solve for the total time that an effective
pick-up voltage is applied to the reset coils. The minimum reset time
arrived at in this way is 1.75 milliseconds. Since 1.75 milliseconds
is greater than the relay operate time (i. e., 1. 5 ms), a reset is always
guaranteed.
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0, Stop Sequence. - Ttte ERTS control system initiates a stop sequence
whenever,
(1) A Run Tape mode is negated by another mode which requires a
change in tape speed and/or direction.
. , ' • ' (2) An Off command is given, except when it is given to negate an
Emergency Off mode or a VP Fault condition.
(^) The EOT/EOT Off flag is set.
(4) The REV Run Tape command is released.
The heart of the Stop sequence is the Stop timer (see Figure 4-135) which,
vyhen fired by one of the events listed above,
(1) Inhibits all Run Tape mode and Run Tape mode-related flip-flops.
(2) Resets the Lap command latching relay.
(3) Applies power to the capstan brake via the capstan brake driver.
(4) Generates an Off reset sequence whenever the EOT/EOT Off flag
is set, or an Off command is initiated. (Note that a stop sequence
is never generated when an Off command is given to negate either
an Emergency Off mode or a VP fault condition. It is impossible
to do so since logic power is not available when the Off command
is given.)
When the ERTS recorder is:in a Run Tape mode and another command is
initiated which requires a change in tape speed and/or direction, the appro-
priate mode trigger circuit applies a 250 to 900 sec logical "low1' to the
inputof QR gate A13-Z7 (see Figure 4-135). With reference to the figure,
it will be noted that the Record or Play mode trigger is disabled if the
previous operating mode was Record or Play.
When Qne of the inputs to A13-Z7 goes "low", it forces a "high" at pin 13
Q| ANSgateAlS^S. The second input to the AND gate is primed to a "high"
——;by-Jf^K~iflip*flop^(A13^Z8)7^only if the previous-mode-required-tape-move
'' nie.nt... •. • . . - . . . ' ; - / ' • • • . • : • • • ' .
•W^jen both AND gate inputs go "high", a positive-going pulse appears on the
Stop signal line. The Stop pulse is first sent out to fire a 25 ms one-shot
in the capstan motor winding control logic (see Figure 4-137). The 25 ms
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one-shot is incorporated to delay the transfer from, high sp.e.ecj to .normal
speed windings, until after the capstan motor drive has been rempyej;«;";;;..
When the Stop signal pulses "high", the Stop timer is fired. -'^t^;r;
• ' " • • " - - , •• -
: ;
"
:
.
:
" '- - - ' - • • " • • ' " "
: :
-.'•'•>.- • ' = •;.•-.#'•..•.>.:' . - . X'-.': -r - . ' ' • ' • ^^ /•• j : , '
In addition to performing th^:.functionsriotedearlier,,the Stop timeriforces
the Stop Command signal to a "low" for the duration'Of the >Stpp.sequence.
•A*.1 low" on the.Stpp, Command line resets.; the^Stpp; sequence; enabling flip-
flop A13-Z8, and inhibits the Off reset;.A]SrD gateAlS^Z-^v'^he'entire se-
quence of events is clarified if reference is made to Figure 4-150a.
If an Off command is given when the recorder is in a mode other than Off,
Emergency Off or VP Fault, a Stop sequence is .initiated,by the Off command
latching relay. Relay contacts force a "low" at pin 5 of OR gate A1£-Z4
f; which, in turn, fires the Stop timer. While the Stop sequence isi in progress,
' the Off re set AND gate A13-Z9 is inhibited, as. shown tnfigurei';4-l^Ob^;,;
When the Stop, timer expires, pin 4 input to AND gate A13-Z9 goes' "high" to
.in.itiate a .reset sequence (see Paragraph.4. 6. 3.1.3b2), ^The reset sequence
disconnects logic power by resetting all operating command latching relays,
including Off. , , - - . . - , . . . . . . . . . , , . . . , , . . , , , . • . - , , - . . ^ .;.,;.•- ,™
, When the; recorder isa;n a: Run Tape mode and the EO.T/JJOT Off flag is set,
the control system reacts by instituting a Stop sequence followed by a reset
.sequence, which .removes,, logic power from the.control system. In short,
'... the events, are identical to those which occur when an Off command'is
..initiated... ' . . . . - . . . , .
 : , . . . • . _ . . . . , . . ' . . . •
. • ' . . : • . ' • , - . ; - , . ' . ' . , ' . ' • ' . •• • . - . . * • • • • ; ' . ' ' - : ; , ...•:.-., •• . ' • . - vv -,;.,
When the recorder is in a RBV Run Tape mode arid |he RBy Run Tape
command is released, the pin 3 input to the Stop timer goes "low" to
initiate a Stop sequence. When the Stop timer expires, the recorder re-
verts to an RBV Enable mode (see Paragraph 4.6,3.1.2a6) . ; ,
With reference to Figure 4-135 it,will be,noted that the Stop timer is in-
hibited during a Power-On sequence. If it is assumed that an operating
command is given with the Off command latching relay set, it is required
that the Off command be reset before the hew input command level ,1s re-
moved. It is therefore imperative that the pin 1 input to OR gate A12-Z9
be held "high". When pin 1 is held „''high", the Power Qn/Off reset signal
will effectively generate a reset sequence via AND galt(3 Al3-ZS '(output
pin 6). If the Stop tinier were not inhibited during Power Oij, it .Would b,e
fired by the Stop signal. The Off command latching relay 'would riot beT
reset then until the Stop timer had expired. If a reset sequence is generated
at this time it would reset not only the Off command latching,relay, but,,
all other command latching relays as well. . ''. /. / ., . ' .
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d. EOT/EOT. -
Description. - The ERTS recorder incorporates four switches to sig-
nal the beginning and: end of tape conditions, namely BOTP, BOTS,
EOTP and EOTS, (see Figure 4^-137). As the end of tape is approached
in a Forward Run rhode, the EOTP (end of tape - primary) switch
closes,
mode
inhibited and tape movement continues until the EOT? (end of tape -;
secondary) switch closes. When this occurs, the EOT/EOT flip-flop
will be unconditionally set. ' ;' '< '•'• ' • ' ,
L A v> .1. v* *-* J- \-t J. v*-iii IAAVS V4*^ y irJ.j.^ / j-n f^ A *. i^ i*.\-* V.L v+*-fsv j.^ j. ^ J.AJ. «A j. v i >^ vv * \s±s *,*.
. This closure sets Jhe EOT/EOT f;lip-flop, providing the .Lap
J  is-not: active.-" Ifthe'Lap'mode is active/the EOTP signalijs 'I
If the recorder is operating in a Rewind mode and the BOTP (beginning
of tape - primary) switch closes, the EOT/EOT flip-flop will be iin'r-
cpnditionally set. If, for any reason, the BOTP switch does not close,
the tape will continue to rewind until the BOTS (beginning of tape - j
< secondary) switch closes. When this occurs,,,tfte BOT/ECJT flip-flop ,
; will be set. ': • :-," i '"••• •" "•' r';""' ,.' < *W" T" T
4 - • " ' • ' • , - • ' •- ' • '.
\ When the EOT/EOT flip-flop is set,"the EOT/EOT (Off) signal linef "?"
:
 goes "low". This "low" is applied^to the Stpp/Reset/Off Control !
logic (see Figure 4-135), where.the effect is identical to that produced
: when an Off command is given. That is, a stop sequence is initiated
and followed by a command reset and a DC/DC Converter disconnect.
:: K the recorder was turned off by ah EOT flag, and an operating
; command other than Off is given, the EOT/EOT flip-flop will be f
'powered on in a reset condition via the Power On sequence. lf;the /,
operating command is one which does not require forward tape motion,
the EOT/EOT flip-flop will not be set and the recorder will achieve £
; the mode selected. If, however;, the: selected operating mode is one
•which requires forward tape motion, (and assuming that t.he. Lap mode
,is not active) the:appropriate tape motion mode;flip-flop will be turned
on following the Power On sequence. When this occurs the EOT/EOT-
flip-flop will be set once again', and the cycle of Stop, Reset aiid
DC/DC Converter disconnect will be repeated. There is no net forwarc
motion of the tape, during this, time, since the Stop sequence,autd- i
matically inhibits the Capstan and Forward mode flip-flops (seef
Figures 4-134 and 4-137).' ;.v v '•.„•:•'.. ' . . . • K-f'.^"y. -«J—
If the recorder is turned off by a EOT flag, and a Rewind mode is ] ;'
selected,?the EOT/EOT flip-flop will be reset by the Power-On SCT -s
quence; however, once the Rewind mode flip-flop is turned!on (i.e. , at
the end of the Power-On sequence), the EOT/EOT flip-flop will be
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set once again. The cycle of Stop, Reset and DC/DC Converter dis-
connect will then be repeated. Once again there will be no net tape
movement, since.the Rewind mode flip-flop is turned off by the Stop
sequence. Although the Rewind mode flip-flop must be turned on
before the Stop sequence can occur, the capstan motor driver turn-on
is delayed by 25 milliseconds from Rewind flip-flop turn-on (see
' Figures 4-134 and 4-137). Since the Stop sequence is initiated long
before the 25 ms one-shot expires, the capstan motor drive will be
disabled before a connection is actually made.
2. Analysis. - The analysis of EOT/EOT turn off is similar in many
respects to the turn off produced by insertion of an Off command. As
a matter of fact, once the EOT/EOT flip-flop is set, the chain of
events which occur is identical to that which takes place when an Off
command is given. The logic required to set the EOT/EOT flip-flop
while the recorder is running in a Forward tape mode is fairly
straight-forward, inasmuch as there are no potential race conditions,
and no ambiguities.
When the recorder is turned off by an EOT/EOT condition and an un-
allowed operating command is given, the resetting of the EOT/EOT
flip-flop is straightforward. (Unallowed is used here to mean a mode
which will reinstate either the EOT or EOT condition.)
If, for some reason, the EOT/EOT flip-flop were powered on in a set
condition, the situation would be similar to the case which exists
when an operating command is given with the Off command latching
relay set. The main difference is that the EOT/EOT flip-flop, unlike
.the Off command latching relay, is not resettable. (Except, of course,
by a Power On sequence.) The result is a Stop sequence generated
at the end of the Power On sequence. This in turn, produces a reset
sequence which disconnects the DC/DC Converter.
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4.6.3.1..4 Special Considerations:; :; . , .-..:... ••-.. .; ; ,., .
a. Primary Power Transients. - In paragraph 4. .6.-.3.-1.3..c theoperation of the
ERTS control: system was evaluated:in the yoltegevProtect Negate mode.
-Apportion of the analysis of this paragraph dealt with the effe.cts of pri-
mary power under-voltage, and over-voltage extremes,of ,r20 .volts and
-34, 5.,volts, respectively; The,conclusion was,reached at;that:time that
the control system -logic' wjll respond coherently, when foese, voltage ex-
tremes are applied.tq the/vrecorder.
 ;:. ,. . , ;: , .
In addition to withstanding the primary power voltage extremes of -20
volts.and -34,5 volts;in the VP;Negate mode, the ERTS .recorder is also
required to withstand primarypower voltage transient extremes of -18
v = ; ? volts and -39 volts for a period of 35 milliseconds,.when primary power
, ; ; : regulators are.switched., .:; • . . ..
With regard to the maximum limit of -39 volts, it is immediately ap-
parent that thermal stress is insignificant because of the short duration
of the transient. Direct breakdown is also remote since relays which
operate from the primary power'source are rated for maximum voltage
on the basis of thermal considerations. With regard to over-stressing at
the DC/DC Converter, it should be noted that the 5.6V converter output
voltage is limited to +10% of its nominal voltage by a zene.f diode over-
voltage suppressor.
If the magnitude of the primary power voltage drops to 18 volts, the re-
flected TTL logic voltage will fall below the minimum allowable limit of
+4.5 volts. It is difficult to predict how the control system logic will re-
act when this occurs. Because of, this uncertainty, the DC/DC Converter
has been designed to turn off when the primary power voltage falls to -18
volts. As a result, .all power to the control system logic is removed
approximately 70 milliseconds after the -18 volt step occurs. It remains
off until the normal primary power voltage has been restored. When
this occurs, the DC/DC Converter turns on and automatically re-applies
logic power to the control system. The control system reacts by in-
stituting a normal Power On sequence, followed by a return to the pre-
vious operating mode.
b. Command Rates. - The control system logic of the ERTS recorder will
respond coherently to command rates up to 10 per second; however, it is
not generally advisable to operate the recorder for long periods of time
at rates which approach this maximum allowable figure.
506 TO BE REVISED
TO BE REVISED
To begin with, there is a real danger of overheating the headwheel, Iw
and/or capstan motors if they are operated for long periods of time with
power applied to their start (i.e., low impedance) windings. It is difficult
to predict a maximum permissable command rate in this case, without
just performing a thermal stress analysis on the motors in question. Such
as analysis is beyond the scope of the control system worst case analysis.
Finally there is the deleterious effect which maximum command rates
have on the life of electromechanical components in particular. Constant
stressing of such components is an open invitation to fatigue and early
failure.
c. Multiple Commands. - Whenever two distinct units interface via isolated
parallel entry command lines, some priority must be established to pro-
tect the driven unit from the ambiguity of multiple input commands.
Since the ERTS controller does not establish this priority, the control
system of the ERTS recorder must. The control system establishes a
protective priority by employing unconditional mode flip-flop inhibiting
logic. If the mode and mode-related flip-flops shown in Figures 4-133,
4-134 and 4-137 are examined, it will be apparent that the following
priority exists when multiple commands are received:
Mode Priority Level
O f f ; 1
RBV Enable 2
MSS/RBV Standby 2
Rewind 2
Forward 3
MSS/RBV Play 4
Record/RBV R u n Tape . 5
With reference to the priority list, it will be noted that the OFF command
takes precedence over all other operating commands. The second level
commands ,^coi^isting_of_Standbyjn^ej^ndJ^ewindr are autonomous with
respect to each other, except insofar as MSS VS RBV status are concerned.
Since the MSS and RBV status of the recorder is established via set and
reset coils of a common latching relay (see Figure 4-133), it is impossible
to establish an MSS vs RBV priority. The uncertainty which results when
both the set and reset coils of the MSS/RBV relay are energized has been
discussed in Paragraph 4.6. 3.1.3bl.
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With respect to the high speed modes,_it will be npted that the Rewind
mode.takes precedence, over the Fprward mode. This precedence is
established by the high speed mode-related flip-flops shown in Figure
4-137. With reference to this figure, it will be noted that the high speed
flip-flop is.set for both the Rewind and Forward modes, while thie 'Rejyvind
flip-flop is not. As a result, when'Rewind and Forward commands are
simultaneously applied to the recorder, .the Rewind mode Will take' prece-
dence,. . .. _v . • . .._ ^ ., .., . ^ .,- .. ^ ...
.With reference to Figure 4-134, it will be noted that all Record modes
are inhibited by a Play command. As a result, the Play command will
take precedence over a Record command when both are issued simul-
taneously. . - . . , . ; •
It will.be noted that both, the Record and Play commands are 'autoribmbus
with respect to Standby commands. A singular exception here, is in the
case of the RBV Enable command which, because of its record orienta-
tion, inhibits, and therefore takes precedence over a Play mode com-
mand. , . , '
So far we have only discussed the effects of operating command multi-
plicity, and here again only for the case when multiple commands are
issued in a coincident fashion. If multiple operating commands are
issued in a non-coincident (i.e., overlapping) fashion, it is possible,
depending on the magnitude of overlap and command durations, for the •
recorder to ignore the leading command and coherently respond to the
trailing command. For this to take place it is required, first of all,
that a reset be initiated when the multiple commands are given. This
restriction automatically excludes cycling from a Power Off status where
the Off latching relay is reset (see Paragraph 4. 6. 3.1.2a9).. Secondly,
it is required that the leading edge of the trailing command be able to
generate its own reset sequence. To do this, it must occur after the
reset sequence produced by the leading operating command, has expired.
All of these conditions reduce the maximum allowable overlap to 48% of
the 45 ms nominal command period. This figure is arrived at with the
aid of the times given in steps 2, 3 and 9 of Table 4-47.
The ability of the recorder to protect itself against the ambiguities of
multiple operating command is of far greater importance than the mode
status achieved. From the above it is apparent that, if two or more
operating commands are received, the recorder will acknowledge re-
ceipt of the ambiguity (via telemetry returns), and then proceed to cycle
to the mode with the highest priority..
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If one of the multiple command inputs to the recorder is a special command,
the condition is either allowed (as in the case of Voltage Protect Set, Lap
and VP Negate commands), or employed to disconnect the recorder from
the DC/DC Converter (as in the case of the Emergency Off command). In
either case the recorder is protected, and no damage can occur.
If two or more special commands are applied to the recorder, there is no
ambiguity unless those commands are VP Negate and VP Set (see Figure
4-139). If the VP Negate and VP Set commands are given in a coincident
fashion, the recorder will respond to neither. If, however, they are given
in an overlapping fashion, the recorder will respond to the trailing or last
initiated command.
d. Repeated Commands. - The ERTS control system will ignore repeated
commands for all modes except RBV Run Tape. This capability is an
inherent outcome of latching relay command interface between the con-
troller and the recorder.
In as much as the RBV Run Tape command is a continuous function (i. e.,
not pulsed), it must have continuous access to the control system of the
recorder (see Paragraph 4. 6. 3.1.2a6).
e. Mode Telemetry. - The control system incorporates 10 digital mode
telemetry drivers within control modules A9 thru A13 inclusive. The
specifications for each telemetry output are as follows: .
(1) Output Level
Absence of command ("0" state) = 0 to -1 volt
Presence of command ("1" state) = -5 to -10.0 volts
(2) Output Impedance
50,000 ohms maximum
Although the TM RBV Run Tape command conforms to these specifications
it is not derived in common with the other mode telemetry. As a result,
its analysis is treated in a separate section of this report (see Paragraph
4.6.3.2.2b).
In the original plan the mode telemetry circuits were powered from the
primary power supply as shown in Figure 4-151. With reference to this
figure it will be noted that in an Emergency Off mode or VP Fault condi-
tion, the 301 ohm trickle charging resistor was inserted between the
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primary power input and the mode telemetry circuits. Moreover, it will
be noted that, when an Emergency Off mode or VP Fault condition existed,
the voltage at the mode;telemetry circuits was much more positive than
-24. 5 volts ±2%. This was largely due to the current requirement of the
set coil of the MSS/RBV status relay. As a result, it was impractical to
contain the telemetry outputs within proscribed limits for both the normal
condition (i.e., when the trickle charging resistor is shorted), and for
the exceptional condition when it was not. As a result, two courses of
action were suggested. Firstly, it was suggested that the MSS/RBV status
set coil be returned to -24. 5V primary power via the path shown dotted.
This would remove the coil load from the -24. 5 volt primary supply when
Emergency Off or VP Fault were preset. Moreover, it was decided that
the mode telemetry should be removed from the primary power supply
and referenced instead to the telemetry power supply. This would dis-
associate the trickle charging resistor from the mode telemetry circuitry.
The worst case analysis of the mode telemetry was then pursued with the
assumption that these changes would be implemented.
The mode telemetry circuits are shown in Figure 4-152. With reference
to this figure it will be noted that, in general, the closure of Command
relay contacts is an indication of the TM OFF state. With regard to the
TM TBV/MSS status, the contact closure as shown indicates the RBV ON
condition.
It is obvious from the figure that, in the absence of the requisite command,
the associated mode telemetry output is held at ground potential.
In analyzing the worst case TM ON levels, there are two extreme condi-
tions which must be examined. All other conditions will produce TM ON
levels between these extremes. Thus, if the extremes are satisfied, all
conditions will be satisfied.
The most negative TM ON output level exists when the telemetry voltage
is at -25 volts, and when all commands are set in, with Emergency Off
or VP Fault. Under these conditions it is impossible for the recorder to
generate a reset, since the DC/DC Converter relay pick-up is inhibited.
As a result each of the "tree" TM outputs can read a maximum negative
level,
v = = — = — x v
TM R + R
- H845
~ 19187 X ~^5
- -15. 45 volts.
This level is out of the -5 to -10 volt level required.
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Figure 4-152. Mode Telemetry Circuits
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In calculating the least negative TM ON output level, the telemetry power
supply is assumed to be at -24 volts. Moreover, the recorder is assumed
to be in an Off mode. With these conditions prevailing the TM MSS/RBV
status is interrogated with MSS status set in. The "tree" circuit thus ap-
pears as shown below:
The least negative TM is then,
TM = — X - 24.0
Rx + R.,
—— 41
= -7.13 volts.
This level is acceptable although the most negative TM ON extreme is not.
By changing R^ and R^ to 6810 ohms and 11 k ohms respectively, the
TM ON extremes were calculated and found to be -9.8 volts and -5.03
volts. Since all TM ON outputs will fall within these extremes the output
level specification is satisfied.
The maximum TM output impedance can be calculated for that condition
which gives the most negative TM ON output level as follows:
Z out •= 3210 + 33,100+ ———-
R1+R41
= 42,310 +4300
= 45, 310 ohms
Since Z out is less than 50,000 ohms, the output impedance requirement
is also satisfied.
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f. TTL Logic. - The ERTS control system employs TTL integrated logic
exclusively in performing the bookkeeping and decision making processes
associated with control. When it is employed in this manner, the TTL
. integrated logic enjoys a degree of isolation from the outside world. On
its input side it is buffered by the mode latching relays which, with the
exception of RBV Run Tape, receive the input commands. On its output
side it is buffered by relay drivers which, with but few exceptions, carry
the mode and mode-oriented control signals to the recorder proper. It
is important that this isolation be preserved if the relatively high speed
capability of TTL logic is to be successfully degraded to perform the
relatively low speed switching requirements of the ERTS control system.
It is equally important when employing TTL logic that a high degree of
power line decoupling be employed, both internally and with respect to
the outside world; Decoupling with respect to the outside world is pro-
vided by LC half-section filters which are capable of supressing both
high frequency and low frequency disturbances. Every DC/DC Converter
voltage to every control module is separately decoupled in this manner.
Internal +5. 6 volt power line decoupling is. of equal importance and is
incorporated within modules to minimize cross coupled disturbances
between chips. Ceramic capacitors (0.1 uF) are employed as shunt
filters for this purpose. The need for internal decoupling is apparent
when it is realized that a single TTL logic gate will draw from 5 to 6
times its normal LJQ current while its output is switching from a "1" to
a "0" state.
The ERTS control system employs 17 TTL integrated one-shots to generate
the automated timing sequences which it requires. The problems associ-
ated with this usage have already been discussed (see Paragraph 2. 3.1
and Appendix G).
When calculating the worst case minimum and maximum time delays as-
sociated with each one-shot, reference was made to the manufacturer's
specifications. A listing of worst case delays is included in this report
as Table 4-48.
All unused inputs within the control system logic are tied to a "high11
through 1000 ohm resistors returned to the +5.6 volt supply. This is
done to desensitize inputs which are not being used.
The TTL loading rates established by the manufacturers have been judici-
ously observed in the design of the control system logic. Steady state
loading has been limited to 80% of the maximum drive capability, so as
to provide an additional margin of safety.
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4.6.3.2 Module Analysis. - The control system logic is distributed over
four modules in the electronics package. Distinct modules perform separable control
functions as shown in Figure 4-153. With reference to this figure it is apparent that,
in general:
(1) The A13 module (Command) is input oriented in that it forms an interface ;
between the input commands and the TTL mode logic.
(2) The A12 module (Cycler) contains the mode recognition and storage logic.
(3) The All module (Control) is output oriented in that it provides an interface
between the TTL mode logic and the recorder electronics. :
(4) The A9 module (Sync Speed Detector) is output oriented in that it provides
ah interface between the TTL mode logic and the motor drive electronics.
In the analyses which follow, each module will be treated separately in an
attempt to provide a detailed evaluation of separable control functions. .
4.6.3.2.1 Command Module (A13).
a. Input Command Interface and Command Latching Relays. - As noted
earlier, all input commands (with the exception of RBV Run Tape) are
applied to the control system via latching relays. Analysis of latching
relay command interface will be handled here, while analysis of the :
RBV Run Tape interface is deferred to paragraph 4.6.3.2.2b.
1. Setting the Command Latching Relays. - Input command interface '
• with mode relays within the recorder as shown in Figure 4-154. ;
When a command is initiated, the input command level is switched
OFF state to the ON state for a period of 45 ± 5 milliseconds.
During this time the input command line is capable of supplying a
maximum current of 200 mA.
In analyzing the command relay interface it is required to show that:
(1) The command relay is not energized by the OFF condition.
(2) The command relay will always be set by the worst case ON
condition.
(3) The current drawn by the command relay in the ON condition is
less than 200 mA.
With regard to the first condition, it is apparent that current flow to
the relay coil is blocked bythe series diodes during the OFF condition.
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Figure 4-153. ERTS Control System
Block Diagram
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Figure 4-154. Command Relay Interface
In the ON condition the command relay coil requires a minimum cur-
rent flow of 7.84 mA to guarantee relay pick-up (see Paragraph
4 6 3 l.Sbl for supporting analysis). The minimum current capa-
bility of the input command line can be determined as ICMD> where,
from Figure 4-154
XCMD 1505
= 14.3mA
Since 14.3 mA > 7. 84 mA, the command
command ON condition.
Again with regards to the ON condition it is apparent that the maximum
input current capability of 200 mA is never exceeded.
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2. Resetting the Command Latching Relays. - In Paragraph 4.6.3.1.3b1
it was shown that, when the Kll relay contacts close during a reset
sequence (see Figure 4-135), the input operating command latching
relays will always be reset. No attempt was made at that time to
show that the Q3 relay driver transistor is capable of picking up Kll.
The Q3 driver circuit is redrawn in Figure 4-155 for the purpose of
this analysis. If reference is made to this figure it will be noted that,
when the reset one-shot output goes "high" during a reset sequence,
Q3 must be driven into saturation. The worst case drive capability
of the reset one-shot in the "1" state is 400 MA at ±2. 6 volts over a
0°C to 60° temperature range. The base current required by Q3 to
ensure saturation in the worst case can be determined with the aid of
Figure 4-155, as follows:
= 17.9 mA
if
then
'b = FE
17.9 x 10
37
-3
= 484 MA.
O A T -oA 1 = 0.82 volts (from mfg's specifications)
-6
 = 2.62 - 0.82
=
 " ^
where Rg is the maximum allowed series base resistance.
(1)
Figure 4-155. Normal Reset Driver
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Solution of equation (1) yields R = 3600 ohms. Thus if the series
base resistance shown in Figure 4-155 is reduced from 4700 ohms to
a standard 1% plus resistance of 3480 ohms, Q3 will always be satur-
ated during a reset sequence. The saturation current of Q3 is suf-
ficient to ensure pick-up of relay Kir in the worst case.
b. Mode Trigger Circuits. - The mode trigger circuits (see Figures 4-135
and4-156) generate a pulse when, in the course of normal operation, an
operating command other than Off or RBV Run Tape is applied to the
recorder. (Normal operation in this case excludes mode cycling from an
Off, VP Fault, Emergency Off or other Power Off conditions. In such
cases a mode trigger pulse is not generated.) The mode trigger pulse
in turn initiates a normal reset sequence arid a Stop sequence, when
needed.
There is a single basic requirement which each mode trigger circuit must
satisfy if it is to perform satisfactorily; the pulse which it produces
must be of sufficient width to guarantee its propagation to both the Reset
and Stop timers.
If all tolerances are taken into consideration, the mode trigger circuit
shown in Figure 4-156 will produce a positive-going pulse with a width of
from 250 /is, when the Command relay contacts close. Since the propaga-
tion time from the mode trigger circuit to the inputs of both the Reset and
Stop timers is much less than 250 jis, the mode trigger pulse will always
initiate a Reset sequence and a Stop sequence, when needed.
o__
rrrTi
Figure 4-156. Mode Trigger Circuit
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DC/DC Converter Power Control.- Because turn on and turn off of the
DC/DC converter is controlled by the operating command mode latching
relays (see Figure 4-139), the worst case turn on and turn off times of
the DC/DC converter are directly related to the performance of the con-
trol system.
1. DC/DC Converter Turn On.-Worst case conditions for DC/DC Con-
verter turn on occur when, with VpRI = 20 volts In the VP Negate
mode, an operating command (other than Off) is applied to the re-
corder with the Off command latching relay set. When this occurs,
an Off reset sequence must be initiated and completed before the in-
put command level is removed (see Table 4-4). To do this success-
fully requires that the time required to turn on the DC/DC Converter
be no greater than the maximum operate time of the DC/DC Con-
verter relay (i.e., 10 milliseconds).
Analysis has shown that, if the originally proposed network shown in
Figure 4-139 is employed to turn on the DC/DC Converter, the re-
sponse of the converter relay to the operating command relay 'contact
closure will be delayed by Oi5 ms to 7.27 ms. This is an intolerable
delay which will, in the worst case, increase the Off reset sequence
period to 46.3 milliseconds (see table 4-46). As 46.3 ms is greater
than the minimum external command level period of 40 ms, the new
operating command will be reset in the process of resetting the pre-
viously set Off command. As a result, the recorder will not respond
to the new operating command, and will revert instead to an Off mode
with the Off latching relay reset.
There is a relatively simple way to correct the deficiency just noted.
If the 56 ohm resistor in series with the Command latching relay
contacts is replaced by a short circuit, and then relocated in series
with the DC/DC Converter relay coil, the turn on response of the
coil to a command relay contact closure will be instantaneous. As a
result, the DC/DC Converter will be turned on 10 milliseconds after
the command latching relay contacts close. This will produce an ac-
ceptable Off reset sequence as shown in Table 4-46.
^The-worst-ease'Gonditions-for_Dj3/DC_Cpnverter^relay pick-up will
occur in the VP Negate mode when the primary voltage~Ts^reduced~tor
20 volts. The minimum primary voltage which is required to insure
relay pick-up was determined by first determining the maximum coil
current required. The manufacturer's specifications indicate that a
minimum operate voltage of 19.8 volts is required to pick-up the re-
lay in a 125°C environment. If the minimum coil resistance of 288
TO BE REVISED 521
TO BE REVISED
ohms at 25°C is translated to 125°C, a maximum coil current of
46.5 mA results. If it is assumed that relay pick up is by ampere-
turn requirement, then the coil current which was determined at
125°C is invariant, and will be applicable at any temperature.
The minimum required operate voltage can thus be determined from:
V :. = 46.5 X10"3(R ~ + 65) (1)
operate \ coil / . '
where 65 is the maximum value of the nominal 5.6 ohm resistor
which was placed in series with the relay coil
Substituting RCOil = 365 ohms (@ 35°C) into equation 1, and solving
f°r Vpperate». yields 20 volts. From this it is apparent that the con-
verter relay will just pick-up under worst case conditions.
2. DC/DG Converter Turn Off. -As it was important for the DC/DC Con-
verter relay to instantaneously respond to a turn-on command, it is
just as important that its response to a turn-off command be delayed.
This requirement is imposed because of the command latching relay
, contact instability which exists when, during a normal or Off reset
sequence, voltages are applied to both the set and reset coils (see
Paragraph 4.6.3.1.3bl). The period of contact instability can be de-
termined by subtracting the times shown in step 5 of Table 4-47 from
step 9. The result yields a contact instability period of 13.8 milli-
. seconds. From this it can be inferred that, when the command relay
contacts open for 13.8 ms, the DC/DC Converter relay must not drop
out.
A circuit diagram of the proposed DC/DC Converter relay circuit is
shown in Figure 4-157. If the loop equations are solved for Ij_, we
have,
V -t/(R + R + R ) C
— e 1 2 3
substituting I, (t) = Vcoij(t)/R3 into equation 2 and solving for t, we
have. . -
t = (R1+R2+R3) C Ln
R3 VPRI
<WR3>
(3)
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fflv /yy^ •
S .4 "9 U
Figure 4-157. DC/DC Converter Relay Circuit
Solving for ^  requires C_, VPRI, Vcou (t)» gl» ^2 and ££•
When making these substitutions, Vcofl ls equaftb the maximum
specified dropout voltage of 7.0 volts . Solution of equation 2 using
current values yields at 22.3 milliseconds. Since t^ is longer
than the maximum command latching relay contact instability period
of 13.8 milliseconds, the DC/DC converter will not drop out during
a normal or Off reset sequence.
4.6.3.2.2 Cycler Module (A12). -
a. RBV Run Tape Logic. - The RBV Run Tape Logic (see Figure 4-136)
includes the following :
(1) RBV Run Tape command interface.
(2) Stop timer enabling logic.
- — - (3)
(4) TM RBV Run Tape driver.
RBV Run Tape Command Interface. - The RBV Run Tape command
interface employs one low power TTL NAND gate and an inverter in a
Schmltt trigger configuration. The interface sharpens the command
rise and fall times to produce the standard TTL transitions required
by the command logic .
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Si the absence of the RBV Run Tape command, the input level is
"low" (i.e., 0.2 ± 0.15 volt with a sink capability of 8 mA maximum).
This level is well below the minimum TTL "1" input threshold of
0.8 volts and, as a result, is interpreted by the input logic as a "low".
When the input command is initiated, the input level begins to rise.
At 2.0 volts (maximum), Z16-12 is primed. One diode drop later,
or at 2.846 volts (maximum), Z16-13 reaches its maximum "1" state
threshold level. At this instant the input level is required to supply a
maximum current of:
12xlO~6 +12xlo"6
= 939
Since the maximum source capability (arrived at by straight line
extrapolation) is 860 )LiA, at 2.846 volts, it is apparent that the
input "1" transition is not guaranteed.
ff R37 is changed from a carbon composition ±5% resistor to a ±1% film
resistor, the required maximum current will be, from equation 1.
1 =
 isT + 24x10"6
= 769
This figure is below the 860 /^A available from RBV Run Tape com-
mand source, and hence a "1" transition is guaranteed.
Once the input "1" threshold is exceeded, Z5-10 goes "high" thereby
reducing the input current requirement. This allows the input level
to rise until an equilibrium is reached between available source
current, and feedback current supply and input logic demand.
When the RBV Run Tape Command is negated, the input voltage level
starts to fall. The Z5-10 level falls volt for volt until Z16-13reaches
+0.7 volt (maximum). When this occurs Z5-10 switches to its "0"
logic level of +0.3V (maximum). This in turn reinforces the RBV
Run Tape OFF level by providing a current sink for the Z16-13 input.
This guarantees an input "low" at that pin. Since CRT disconnects,
the only current which the source must sink is that required by A16-12.
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This is typically 0.18 mA, or much less than the 8.0 mA sink capability
of the source.
2. Stop Timer Enabling Logic. - The Stop timer enabling logic is provided
to inject a Stop sequence whenever the RBV Run Tape command is turned
off. Before the RBV Run Tape ON command is given the inputs to
one-shot Z3 are enabled; however, the one-shot is in a "timed out"
state. Application of the RBV Run Tape ON command disables the
one-shot (provided of course that the RBV Run Tape command was
preceded by an RBV Enable command), by putting a "high" at Z3-3.
When the RBV Run Tape OFF command is given, one-shot Z3 is fired.
Z3 produces a positive pulse of approximately 140 /js duration at its
"1" output. The negative-going edge of this pulse triggers the Stop timer
and restores the recorder to an RBV Enable mode.
3. RBV Run Tape Mode Gating Logic. - The RBV Run Tape ON signal is
applied as a "low" input to Z2-10. This 'low" enables the D input of the
Record mode flip-flop.
4. TM RBV Run Tape Driver. - The TM RBV Run Tape signal is a digital
telemetry output. fii the absence of the RBV Run Tape ON command
both Q4 and Q5 are saturated and the TM RBV Run Tape signal level
is approximately -0.2 volts. When the RBV Run Tape ON command Is
given, the input to Q4 falls to +0.1 volt, causing Q4 to cut off. This,
in turn, forces Q5 into cut-off, via a voltage divider consisting of R39,
R40 and R42. With Q5 cut off, the TM RBV Run Tape signal level falls
to -7.5 volts.
The worst case analysis of the TM RBV Run Tape driver was directed
toward an investigation of the following:
(a) Q4 saturation and TTL input drive capability.
(b) Q5 off biasing.
(c) Q5 saturation.
-Q4-Saturaticm._^When_the_Rj3y^Run Tape command is OFF, Q4 must be
driven into saturation by Z16-11 output. Th¥ln^aximunrdrive~capabilJty
of Z16-11 in the "1" state is 90 /*A at 2.4 volts. When Q4 is saturated;
23.2 23.2 -3
 e A .x 10 « 6.0mAIC4 R 39 3.9
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The maximum base drive required to support saturation is then
y \J • V
req'd hfE
.- = 105 MA
The true base drive required of Z16-11 is:
2.4 - Vbe sat
Tb, . ~ R38drive
^ 2.4 - 0.57
18,900
= 96.7
Thus,
p drive < \> req'd
It is tobe noted that both exceed the worst case TTL drive capability.
Thus Ic4 must be reduced by increasing R39, and the base drive
capability increased by increasing R38.
Increasing R39 to 10k (±5% carbon)
From which,
-
 2
-
86mA
2.86 2.86
req'd " Me ~ 52
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ff R38 is changed to a 27.4k ±1% film resistor,
_
 2
-
4
 -JW sat
drive ~ R38
2.4- 0.5
26.85k
= 70.7uA
Since L drive > L , the saturation of Q4 is now guaranteed.
D D i 6C[ Q • ..-., ?
Q5 Off Biasing. - Using given parameters, it was found that the OFF
bias to Q5 could use as high as +12 volts. To bring this value within
maximum recommended limits, it was suggested that R40 be changed
from 1 kohm to 6810 ohms, and that R42 be changed from a 22 k ± 5%
resistor to a 21.5k ± 1% film resistor. With these changes incorporated,
the OFF bias to Q5 will always fall in the range from +0.9 volt to +4.55
volt.
Q5 Saturation. - With given parameters, Q5 is grossly oversaturated
in the ON state. This has the effect of increasing the V^e sat of Q5.
This, in turn, increased the current drawn through R40 from Q4.
To minimize this effect it was suggested that R43 be changed from
21.5k to 7.5k. If R43 is changed, it is also necessary to reduce R45
from 10k to 3.9k, so as to insure a nominal -7.5 volt output signal.
b. Capstan Brake Driver Logic.
1. Description. - The capstan brake is engerized whenever a Stop
sequence is initiated (see Paragraph 4.6.3.1. 3c). The capstan
brake driver logic is provided as an interface between the Stop
sequence timer and the capstan brake coil (see Figure 4-158). When
a Stop sequence is initiated, Z10-12 goes "high" and remains "high"
for the duration of the Stop sequence interval (i. e., 1.46 to 2.21
seconds). When this occurs. Q6 is turned ON. As the collector
voltage of Q6 falls to VCE (SAT), transistor Q7 is driven into satura-
~tionT~Whe^Q 7 saturatesy-it-acts as a cur-rent s ink for capstan brake
cofl power.
The worst case analysis of the capstan brake driver logic was con-
cerned with insuring that, in the worst case:
(a) Both Q6 and Q7 are absolutely cut off in the absence of a
Stop sequence.
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(b) Both Q6 and Q7 are In saturation during the Stop timer interval.
(c) When Q7 is in saturation, its junction temperature does not
exceed 110 °C.
Before the worst case analysis could proceed, it was necessary to
determine worst case minimum and maximum brake coil resistance.
The resistance of the brake coil was found to be 46.5 ohms when
measured in a de-energized state at an ambient free air .temperature
of25°C. This value is equivalent to that which would prevail in the
ERTS transport package when fully powered in an ambient environment
at 0°C. It is assumed that the transport experiences a 15 °C rise when
fully powered, and that there is a 10°C rise in coil temperature. K
it is assumed that the transport achieves the worst case minimum
ambient of 0 C, a 10 C rise due to coil current will correct the
minimum brake coil resistance to 43.9 ohms, using the well known
relationship:
=
 Ri < T f - T e > ]
where
R. = initial resistance at temp. T.
R. = final resistance at temp, t
a = temperature coefficient of copper at 25°C = 0.00385
The maximum value of coil resistance was measured with the coil
drawing a current of 0.5 A in a free air environment at 60 C. The
measured value was 60.3 ohms.
Power Dissipation of Q7. - If it is assumed that Q7 must drive the
minimum coil resistance of 43.9 ohms continuously (a somewhat
absurd condition unless it is assumed that a command requiring a
change in tape speed and/or direction is followed after 2.21 seconds
by a new command requiring another change in tape speed and/or
^direction, and so on, continuously), and that VCE? (SAT) = 0; then,
f
 = _!c_ = = 0.628 A
C7
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With Icy = 0.528 A, and with a maximum allowed Q7 junction tempera-
ture of 110°C, VCE? is 0.542 volt. The maximum worst case power
to be dissipated by Q7 is then,
P" = 0.542x0.528
= 0.286 Watt
If Q7 is separated from the printed circuit board by an insulating spacer
as was initially proposed, then, since true operation is in a vacuum,
heat transfer will be via conduction from the junction to the case and
thence by radiation to a black body sink at 61 °C .
For transfer by conduction (junction to case),
T = T
 -
? Q 2
where
9 = 17.5°C/Watt (from transistor data sheets)
«JC
T
 T = 11 0°C (maximum allowed)j
P = 0 . 286 watt (from above)
T = Temperature of transistor case
L/
Substituting given values and solving for TC, yields TQ = 106°C.
Using this figure as a base, the radiation formula can be applied to
determine the required radiating area. The radiation formula is
given as :
Q = Al E1 0 (Tj - T2) (3)
where,
Q = Heat Transfer, = 0.286x3.41 = 0.975 BtuA
A = Maximum Radiating Area Required (in ft^)
E = Emissivity of Transistor Case (0.8 assumed)
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a '= Stefan-Boltzman Constant = .173xlO~ BTU/hft2
(°R)4
T = Temperature of Radiating Area, = 682.7 °R
T = Temperature of Blackbody Receptor, = 601.5 °R
£A
Substituting given values and solving for Aj yields a radiating surface
area requirement of 1.2 in2. Since the radiating surface area of Q7
is only 0.302 in2, it is therefore impossible to insure sufficient heat
transfer by radiation alone.
If, instead of depending on heat transfer by radiation, the transistor
case is either (1) mounted on the printed board ground plane copper,
or (2) affixed to the ground plane copper via a thermally conductive
polyurethane adhesive, it would then be possible to achieve more
efficient heat transfer via conduction. Both approaches were in-
vestigated in the worst case design analysis, making use of a mea-
sured maximum ground plane temperature of 68 C (see Appendix G
for analysis).
With reference to Appendix G, it will be noted that, of the two approaches
to conduction heat transfer, the intimate case to ground plane contact
approach is preferable; however, either approach will produce the
desired result of limiting of Q7 junction temperature to a temperature
less than 110°C.
3. Saturation of Q6. - When the collector current of Q7 is maximum at
0 C, hFE = 22.3 (from curves). Therefore when Q6 saturates,
528
This is a worst case sinking requirement for Q6.
ff a maximum Q6 base drive capability of 400 ^ A at 2.4 volts is
assumed with hFE6 = 32.5 (from curves), then,
!_„ - 0 .4x lO~ 3 x 32.5
—t>D —
= 13 mA
This current is large enough to insure that Q6 is driven well into
saturation. As a matter of fact, the saturation current capability
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is so great that it is possible to reduce R30 from lOkohms to 5.6-
kohms without raising the required Q6 saturation current beyond 3.15
mA. There is an advantage to be gained in reducing R30 (i.e. , a
lower resistance will provide a lower impedance sink for the base-
to-emitter junction of Q7 when it is cut off).
Cut-Off Conditions . - Under worst case conditions with an ambient
temperature of 60 C, IcB06 ^ O-3 M^- Since there is insufficient
drive on the base of Q6 to approach a minimum cut-in or turn-on
voltage, it can be assumed that hFE6 w 0» aii^ that *E6 = 0- Under
these conditions, Ib6 « I^g « IcB06' ^s a result, the drop across
the Q6 collector resistor, R30, is insignificant.
With regard to Q7, a worst case junction temperature of 110 C may
be assumed. At this temperature, ICBQ? " 12 ^' This current
will produce a forward base bias of only 67 mV. This 'VJrive" is
incapable of exceeding the cut-in voltage of Q7. As a result, there
will be no emitter current flowing in Q7.
Thus, cut-off of both Q6 and Q7 is assured under -worst case conditions
with an input TTL logic 'low".
High Speed Control Circuit. - The High Speed Control circuit (see Figure 4-137
and 4-159) generates a digital output level which is "low" in normal or low
speed modes, and "high" in the high speed (i.e. , Forward and Rewind) modes.
The High Speed Control signal is applied to the Auxiliary Search Playback
module (A7), where it is used to threshold the amplified Search signal off tape.
The worst case analysis investigated the following apsects of the high speed
control circuit (see Figure 4-159):
Cut-off and saturation of Q2
Variations in output level for both high speed and normal speed
conditions
Ability of the high speed control circuit to threshold worst case
search track signals .
1 . Saturation of Q2 . - Q2 must be saturated in all modes except Rewind
and Forward, The analysis showed that, under worst case conditions,
the saturation of Q2 was not guaranteed. In order to improve the base
drive capability, R34 was reduced from 47kohms to lOkohms, as shown
in Figure 4-159. The resultant increased base drive more than offsets
the increased collector saturation current increase, which was recom-
mended so as to improve the collector voltage stability of transistor Q2.
The result is insured saturation of Q2 in all modes except Rewind and
Forward .
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Cut-off of Q2. - In high speed modes, Q2 must be cut off. Since the
worst case TTL logic "low" input to Q2 is a small positive (i.e., +0.218
volt maximum) voltage, and since there is no reverse bias at the
emitter junction, there is a Question as to whether Q2 is, in fact, cut
off. K the base-to-emitter forward cut-in voltage Vy, is calculated,
using worst case transistor values in the following EBERS-Moll
equation,:
N VT Ln 1 - EO
(1)
a maximum value of +0.259 volts results. Since this voltage is greater
than the worst case TTL logic input level, it was concluded that Q2 is
truly cut off in all modes except Rewind and Forward.
3. Variations in Output Level. - Utilizing worst case circuit parameters,
an output variation of +4.3 volts to +5.7 volts was arrived at for
operation in a high speed mode. For normal speed operation, the
high speed control signal output variation of -0.45 volts to 0.62
volts was calculated. In the high speed modes, most of the output
variation is due to variation in the +5.6 volt supply. In the normal
speed modes the variation is due to changes in VQ^ (SAT) of transistor
Q2 and Vbe (SAT) of transistor Q3.
4. Threshold Capability of High Speed Control Signal. - Jn. order to perform
a satisfactory analysis of the threshold capability of the high speed
control signal, it was first necessary to analyze the input circuit of
the Auxiliary Search/Playback module (A7). The first disclosure of
this analysis was that the High Speed Control signal could be considered
as a voltage source in the face of minimum loading at the input of
module A 7.
The balance of the analysis consisted of first determining worst case
required threshold voltages (by assuming minimum off-tape signal
amplitudes in both high speed and low speed modes), and then of
selecting voltage divider resistors (within the A7 module) which would
guarantee the threshold conditions.
4.6.3.2.3 Control Module (All).
a. DC Power Switching. - The ERTS control system employs relay driver
logic, as shown in Figure 4-160, to couple mode oriented power voltages to
the recoder electronics.
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Figure 4-160. DC Power Switching Circuits
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The circuit shown in Figure 4-160a is intended to drive one power
switching relay as indicated. The worst case minimum drive capability
of the TTL logic input to Ql is 484 jjA at +2._6_volts. The maximum
collector current required for saturation is !£, where,
IM = i8-3mA
For an h_,-, of 37 then,
r iit
•^ 18.3 xlO~3 ,__Ib . ... = - — - = 497(req'd) 37
When saturated, V, ,O A_. = 0.82 volt (from manufacturer's specs)be (SAT)
Thus,
2.62 - 0.82
/ II U1 X = 50°(available)
Solving for RB yields 3600 ohms. Thus, if a standard 3480 ohm ±1%
film resistor is used, the saturation of Ql is guaranteed in the worst
case.
The circuit shown in Figure 4-16Ob must drive two power switching
relay coils. The maximum collector current required to saturates
Q3 is IQS, where,
— n>3 o
= 36
-
5mA
for an h__,_ of 38 then,
r &o
36.5xlO~3 ... .I „ . ... = — = 0.96 mA1)3 (req'd) 38
at l^g = 0 . 9 6 mA,
Thus,
960
(req'd) 29
When saturated V (SAT) = 0.62 volt (from manufacturers specs).
D6Z
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Thus,
oo MA
 = 2.62 - 0.62
(available) ^
Solving for Rb yields 60.6kohms. Thus, it would seem that the original
selected value of 47 kohms is sufficiently low to ensure saturation of Q2.
S is, however, suggested that Rb be reduced to ISkohms, so as to
improve the cut-off condition.
b . Master Erase Driver. - The master erase head is powered via Record
relay contacts as shown in Figure 4-161a. The Record relay driver is
similar to the relay driver shown in Figure 4-160a.
The analysis of the master erase driver was limited to a determination
of worst case relay contact stressing. For the purpose of this analysis,
the circuit shown in Figure 4-161a can be reduced to that shown in 4-161b,
since XC»XL. The equation for the current in the erase head when the
relay contacts are closed is :
Vin
 = 23 Sin (27Tx 20 x 1Q3 t)
Z 205
= 0.112 A peak.
The current carrying capability of each relay contact is given by the manu-
facturer as 0.2 A at 28 volts for a 0.32 H load. The contacts are thus capable
of handling an inductive load energy
W - -|- Ll2 = 4- (0.32x 0.04) = 6.4 (10~3)
2t Lt
The inductive load energy required by the master erase head is :
W = \ (0. 75 x 10~3 x 0.012) = 4.5 (10~6)
Thus it is apparent that the erase head does not overstress the record
relay ^ contact sv^
4.6.3.2.4 Sync Speed Detector (A9).
a. Capstan Speed Detector and Headwheel Shoe Control. -
1. Description. - The Sync Speed Detector module incorporates a capstan
velocity detector which is driven by an amplified capstan tachometer
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Figure 4-161. Master Erase Head Driver Circuit
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signal as .shown in Figure 4-162. When the correct capstan speed is
attained in either a Record or Play mode, the velocity detector sets the
Headwheei Shoe flip-flop. When this occurs, the Headwheel Shoe is
energized,to bring the tape into contact with the rotating video heads.
If, for any reason, the capstan motor speed decreases, the velocity
detector will reset the Headwheel Shoe flip-flop. The Headwheel Shoe
will immediately disengage, and remain disengaged until the capstan
motor accelerates to the correct speed.
.2. . Analysis. -
Capstan Tacholmeter Amplifier. - The Capstan Tachometer
amplifier, Q3, is driven by the Capstan Tachometer signal.
This signal is derived from a tonewheel pickup, attached to a
shaft within the capstan motor assembly. In analyzing the Capstan
Tachometer amplifier the output requirements were determined
first. This determination was then used to specify the worst
case Input requirements. The actual Capstan Tachometer signal
input was then analyzed to determine if, In the worst case, it
met all Input signal requirements.
The Capstan. Tachometer amplifier is really a switching amplifier
which is driven into saturation when a positive-going Capstan
Tachometer signal pulse appears at its input. The Capstan
Tachometer amplifier must drive the equivalent of 4.1 standard
TTL logic loads. E must, therefore, be capable of supplying
180 jiA at +2.4 volts when cut off, and of sinking 6.4 mA when
saturated., The collector resistor of Q3 is sufficiently "low"
to insure both the logical "1" and "0" conditions in the worst
case.
The worst case collector current needed to saturate Q3 is ^ where,
— 54I - -^ = 6.7mA (1)C 810
.at 6.7mA, hp_ - 47
The base current required to saturate Q3 is
, ... 142 uA, (2)(req'd) 47 K
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The maximum value of Vbe (SAT) under these conditions is
0.99 volts, based on manufacturer's specifications. If it is
assumed that Ib /req'd) ls lncreased to 17° MA so as to allow a
margin of safety, the equivalent peak input voltage required to
saturate Q3 will be approximately +1.8 volts. This voltage
specifies the minimum positive input requirement for the Capstan
Tachometer signal.
The minimum Capstan Tachometer signal amplitude capability
must be determined in the normal or low capstan speed modes,
since the capstan tonewheel pick-up signal will be lower in those
modes. Tests conducted on a typical breadboard tape transport
have shown that the minimum capstan tonewheel signal in the
Record or Play modes is 160 mVpp. This signal is applied to a
pre-amplifier which, in turn, generates the Capstan Tachometer
signal. The minimum gain of the Capstan Tachometer pre-
amplifier is 7.38 in the low speed modes. As a result, the pre-
amplifier is capable of supplying a Capstan Tachometer signal
having a minimum amplitude of only 1.18 Vpp. This signal is
obviously too small to guarantee saturation of the Q3 Capstan
Tachometer amplifier.
This deficiency can be overcome by either increasing the tone-
wheel output signal to 500 mVpp (i.e., by reducing the spacing
between the tonewheel pickup and the tonewheel), or by increasing
the tachometer pre-amplifier gain by a factor of 3.2.
Capstan Velocity Detector. - The Capstan Velocity detector con-
sists of two TTL integrated one-shots in tandem, and associated
gating (see Figure 4-162). With reference to the figure, it will be
noted that the detector is disabled in high speed (i.e. , Rewind
and Forward) modes. This is done to prevent the Headwheel Shoe
from engaging in those modes.
The Capstan Velocity detector is enabled in the low speed (i.e.,
Record/Play) modes by a logical "high" which appears on the
Capstan Run bus. The Capstan Run bus is forced to a "high" only
after the headwheel and Iju motors have been accelerated to
synchronous speed in a Record or Play mode.
When the Capstan Velocity detector is enabled it compares the
position of a current Capstan Tachometer pulse to that of the
previous Capstan Tachometer pulse. It does this by delaying
the Capstan Tachometer pulse by an equivalent "synchronous"
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Figure 4-162. Capstan Sync Speed Detection/HW Shoe Control Logic
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pulse period. Thus if the capstan motor is rotating at the
correct speed or above, the Velocity Detector will gate a set
input to the Headwheel Shoe flip-flop. If, on the other hand, the
capstan motor is rotating nt n speed which is lower than the
correct speed, the Velocity Detector will gate n reset input to
the He adw heel Shoe flip-flop.
The worst case analysis of the Capstan Velocity detector was
directed toward selecting appropriate delays for both the Z8 and
Z3 one-shots. The requirement for tandem delay is that the
minimum total delay be greater than the maximum "correct
speed" period of the Capstan Tachometer signal.
When the capstan motor is being served in a Playback mode, its
speed is controlled by a voltage controlled oscillator. The
minimum frequency of the VCO drive is such that it will produce
a Capstan Tachometer period of 3580 MS maximum. Thus, the
tandem delay requirement may be expressed in equation form
as follows:
T (Z8) + T (Z3) » 3580 Msec. (1)
In nddition to the tnndem delay requirement, there is a separate
requirement which relates to Z8 alone. This requirement is
imposed by the fact that the Z8 one-shot is re-triggerable. Be-
cause of this re-triggerable feature, the maximum delay of one-
shot Z8 must be less than the maximum Capstan Tachometer
period in an overspeed servo mode. The maximum frequency of
the capstan servo-controlied oscillator is such that the following
inequality must be observed.
Tpzg < 2655 MS. (2)
As a final step, the worst case tolerances on the Z8 and Z3 one-
shots (see Table 4-48) were adjusted to satisfy the conditions
of equations 1 and 2 above.
Headwheel Shoe Control. - When the Headwheel Shoe is set by the
Capstan Velocity Detector, both the pull-in and holding coils of
the Headwheel Shoe solenoid are energized. After approximately
100 ms, the pull-in coil is de-energized.
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b.
With Reference to Figure 4-162, it will be noted that both the
pull-in find holding coil circuits employ relay drivers. As a
result, the analysis of the Headwheel Shoe control was primarily
concerned with the stressing of relay contacts. The resistance
and inductance of the shoe solenoid holding coil is such that, in
the worst case, the relay contacts are never over-stressed.
The shoe pull-in control line is coupled to an amplifier (located
outside of the control system) which, in turn, drives the shoe
solenoid pull-in coil. The maximum current required by the
amplifier is less than 5 mA. As a result, the relay contacts are
virtually unstressed.
Primary Buffer Reset. - The Primary Buffer reset is a standard TTL
logic signal output which goes "high" to enable the MSS data synchronizers
once the Headwheel Shoe is engaged. The Primary Buffer reset signal
interfaces with its load as shown in Figure 4-163.
C.a
Figure 4-163. Primary Buffer Reset Interface
If reference is made to the figure, it is possible to calculate the maxi-
mum transient current loading when the Primary Buffer reset signal
goes "high". From the figure,
Kreq'd) = 100 10-6 - 4.38mA
The current capability of a standard TTL output at 1. 8 volts can be
determined by extrapolating typical manufacturer's characteristics to
worst case conditions. This extrapolation shows that, when in a logical
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"1" state, standard TTL logic is capable of supplying 6 mA at +1.8 volts.
As a result, the Primary Buffer reset signal is capable of driving a
worst case load.
TM Capstan Motor Speed. - The TM Capstan Motor Speed signal is an
analog telemetry return which must conform to the following specifica-
tions in both high speed and normal speed modes:
(1) Output voltage at capstan standstill = 0 volts
(2) Output voltage at maximum capstan speed = -5 volts
(3) Maximum output impedance = 10,000 ohms.
The TM Capstan Motor Speed circuit employs the Capstan Tachometer
amplifier (Q3), delay one-shots Z2 and Z8, an OR gate, an amplifier (Ql),
an integrator and a driver amplifier (Q2), as shown in Figure 4-162. In
normal speed modes the output of the Z8 one-shot is fed to the amplifier/
integrator network. In high speed modes, the Z2 one-shot is the driving
source.
Since the TM Capstan Motor Speed signal is required to provide comparable
speed indications in both high speed and normal speed modes, the duty
cycle (or delay) of the Z2 one-shot must track that of the Z8 one-shot.
Since the Capstan Tachometer frequency at high speeds is four times the
average normal speed frequency, the delay of one-shot Z2 must be one
fourth that of one-shot Z8. The delay of one-shot Z2 was adjusted to meet
this requirement. Thus, as a starting point in the worst case analyses
of the TM Capstan Motor Speed circuit, the "correct speed" waveforms
shown in Figure 4-164 were established.
Before the TM Capstan Motor Speed circuit could be analyzed with the
waveforms shown in the figure applied to its input, it was necessary to
analyze the current with logic "1" and "0" inputs. In the course of this
analysis it was necessary to constantly readjust parameters so as to
produce an extreme output voltage swing which would accommodate the
actual input waveforms shown in the figure. After all parameter adjust-
ments had been made, the worst case maximum negative output signal
levels .were claculated. This resulted in an output deviation from
-6.38 volts to -7.77 volts at 0°C, and from -6. 98 volts to -8.22 volts at
60° C. If the duty cycles shown in Figure 4-164 are applied to these
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Figure 4-164. High Speed/Low Speed Inputs to TM Capstan Motor Speed Circuit
limits, the true TM Capstan Speed output signal will vary, under worst
case conditions, as follows:
At Normal speeds,
-6. 17 volts < TM Capstan Speed < -3.27 volts @0°C
-5. 07 volts < TM Capstan Speed < -3. 22 volts @60°C
At High speeds,
-5. 13 volts < TM Capstan Speed < -3. 32 volts @0°C
-5. 63 volts < TM Capstan Speed < -3. 77 volts @60°C
If these figures are separately averaged for normal and high speed
operation, the average "correct speed" TM Capstan Speed signal ampli-
tude will be -4.43 volts at normal speed and -4.46 volts at high speed.
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4.6.4 Conclusions and Recommendations. - The recommendations made
within the body of this report have been reviewed with the control system design engi-
neer and incorporated into the networks. Recommended changes in component values
are listed on a module-by-module basis in Appendix G. The worst case analysis of the
ERTS control system has shown that, with the addition of the recommended changes, all
operating requirements are satisfied over, a temperature range from 0°C to 60°C, for
an projected lifetime of 10, 000 hours. Recommendations made with regard to limitations
in command rates based on motor history, though not substantiated by the analysis,
should be investigated if the recorder is to be operated at high command rates for
protracted periods of time. Operation of the recorder in a Record Lap mode is not
recommended. Here again, there is an absence of definitive data to support this
recommendation; however, it is advisable that laboratory tests and/or an analysis
be performed. Finally it will be noted with reference to Appendix G, that most of
the recommended changes involving tantelum capacitors simply request that the
initial capacitance tolerance be reduced from +10% to +5%. This requirement is
imposed in order to minimize worst case variations in the delay of critical one-shot
timers.
4.7 Telemetry
4. 7.1 Introduction. - Both analog and digital telemetry signals (Table 4-49)
are generated within the ERTS recorder system. Many of these signals are generated
right on the board where the function to be monitored is located; schematics of these
networks (Limiter TM, Playback TM and Record TM) are shown in Figures 4-165
through 4-167. However, this approach is not convenient in several cases, and a
special TM board has been set aside for this function; this board, which contains the
circuitry for the Headwheel Motor Current TM, Capstan Motor Current TM and Total
Current TM, is referred to as Current TM in this report. The schematic diagram
of the Current TM is shown in Figure 4-168.
The Voltage Transfer Network (Figure 4-169) has the function of dropping the
available -24. 5 volt supply and regulating the result for auxiliary service to other
recorder devices. It consists of VR1, the Zener regulator and an appropriate RC
filter. The Electronic Unit Temperature TM also drops the supply, but is regulated
by the temperature sensitive thermister located elsewhere.
The other TM circuits, while different in configuration, provide the same
basic function of linearly amplifying the monitored ac signal, converting the ac to a
dc level, and amplifying again. In the Current TM (Figure 4-168), Ql performs
the ac amplification and U6, a uA741 operational amplifier in the inverted configura-
tion, provides the dc gain. The converter consists of Q2, C6, C7, and HP2807
diodes employed in a voltage rectifier-doubler arrangement. In all circuits the con-
verter is enclosed by a dashed box and works into the load also enclosed. In the
Limiter TM (Figure 4-165), Q7 combines with Ul, an MC1545G integrated circuit
547
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TABLE 4-49. TELEMETERED FUNCTIONS
DIGITAL TM
MSS STANDBY
RBV STANDBY
RECORD
PLAY
REWIND
FORWARD
RBV ENABLE
RBV run tape
LAP
4 dB Rec. Adj. TM
2 dBRec. Adj. TM
1 dB Rec. Adj. TM
Convert Primary Power
VOLTAGE PROTECT
ENABLE /DISABLE
Primary voltage range
Primary end of tape
Secondary end of tape
Primary beginning of tape
Secondary beginning of tape
Voltage protect relay
MSS/RBV status
ANALOG TM
TU pressure
TU temperature
E U temperature
Tape footage (Note 2)
Capstan motor speed
HWP motor speed
Capstan motor current
HWP motor current
Recorder Input current
Record current/playback
voltage
... Limtter voltage
Servo voltage
+5.6 V
Recommended
Sampling Rates
(Note 1)
n
n
n
B
A ' •
A
B
B
A
A
A
A
A
A
A
A
' A
A
A
A
A
A
A
A
A
A
A
A
A
li
A
A . .
A
A
Ground
Reference
PO\V
POW
POW
POW
POW '
POW
POW
SIC
POW
SIC,
SIC
SIG
POW
TM
'I'M
SIG
sic;
SIC,
SIG
POW
POW
TM
TM
TM
TM
SIG
SIC
SIG
SIG
SIC
SIG
SIG
SIG
SIG
Condition of Maximum
Negative Voltage
After command
After command
Al te r command
After command
After command
After command
After command
During receipt of signal
After command
Attenuator in
Attenuator in
Attenuator in
After command
Enable condition
Input voltage acceptable
At I:OT
At EOT
At HOT
At Bar
When recorder disconnected
\\1icn in MSS
High pressure
Lo\v temperature
Low lemjicrature
At EOT
Maximum speed
Maximum speed
Maximum current
Maximum current
Maximum current
Maximum current/voltage
.Maximum voltage -
Capstan overspeed
Minimum Voltage
Source
Impedance
'
NOTES: :
1. A 1 per 16 seconds; B - 1 per second; C • 5 per second
"The tape footage indicator can be used to measure tape position and tape motion.
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amplifier, to provide ac amplification for the converter. U9, another uA741 inverter
operational amplifier, performs the dc amplification. The Playback Voltage TM linear
amplification (Figure 4-166) consists of U2 and one-half of U5, both MC1545G amplifiers;
as shown in the figure, the converter delivers dc voltage to U10, a uA741 inverted
operational amplifier. The Record TM (Figure 4-167) alternately monitors record
currents from heads 1 and 3 via U3, MC1545G, and identically from heads 2 and 4.
Q9 and the other half of U5 provide additional ac gain and from there the signal is
delivered to the Playback TM converter and dc amplifier.
4.7.2 Telemetry Circuits Worst Case Analysis. - The telemetry board houses
several circuits designed to yield a dc output related linearly to the output signal levels
provided by various circuits in the recorder. In addition to these circuits, the tempera-
ture sensing network and a voltage transfer circuit are included. It is desired to de-
scribe the circuit performance at the temperature extremes of 0° and 60° C, and the
effect of maximum and minimum component values. The maximum and minimum values
are noted as a function of purchase, temperature and, where possible, aging tolerances.
If the circuits fail as a result of the above, then values are reselected and the analysis is
redone until satisfaction results. The changes are listed in the appendix and discussed in
the conclusion. See Appendix H for worst case analysis criteria.
Transfer curves relating the dc output to the ac input will be provided so that
a theoretical understanding of the problems that arise in the circuit is at hand.
4. 7. 2. 1 Design Considerations. - In all cases (excluding Voltage Transfer
and Electronic Unit Temperature TM) the incoming ac signal must be amplified with-
out distortion at all levels. The quiescent operating points , then, must be selected
for continued operation at the extremes. The criteria of converter design was found
to be dependent upon the source impedance, load impedance and output time constant.
For alt converters of this sort the following condition must be met for reasonable
efficiency:
>100
"
where. •
••'•-;.. & - angular frequency of input signal
C = the output shunt capacitor
RT = load resistancel-i - . . - .
In addition, the source impedance (output impedance of emitter follower) must
be very small while the load resistance kept high. Because of temperature variation
of the diode forward voltage drops, the input signal should be kept comparatively high.
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Specifications limit the output voltage range to 5 volts — i. e., from 0 volts
at minimum input voltage to -5 at maximum input. It is assumed that a reasonable
error is allowed, for if the operational amplifier offset voltage is at one extreme it
is possible to have a slight positive potential at the output when the input is non-
existent. Operational amplifier drift due to temperature is so slight over the allow- :
able temperature range that it can be neglected. Regardless, it is necessary to
apply offset minimization principles where practical, and this was done.
Peculiar to the Limiter and Record TM is a frequency dependency due to the
diminishing input impedance of the MC1545G (see Figure 4-170). Because this im-
pedance is paralleled with the collector resistance of the preceding transistor stage,
the gain of that stage diminishes proportionally and gives rise to the necessity of
compensating at the emitter. The compensating capacity must be selected with care
to provide the most flat response without increasing the gain beyond heed. With com-
pensation, response plots showed that at the worst case the fall of gain relative to the
value at 5 MHz was no more than 0.7 dB, yet never less than zero. Further details
will not be given in this report about this frequency nature.
The Record dc command, which turns off an alternate channel of U5, must be
5 volts or zero volts --nothing in between — qr else, both channels will suffer gain
losses and render the whole circuit concept useless,
4,7.2.2" Feasibility. -
a. Inputs,. -• The signals to be monitored were not similar, nor could all of
them be assigned tolerance. The Current TM input was given as 1.0 volt
rms from a low source impedance, say 60 ohms; a tolerance was placed
on this figure at +5%. Since it drives a high input impedance of approxi-
mately 2000 ohms, the effect of source impedance is negligible.
This was not the case in the Limiter TM input. A known source imped-
ance of 750 ohms delivers, a constant, feed of 1.4 Vpp to an infinite load
but, because of the 70 ohm termination, the voltage drops are calculated
and shown as the input to the transistor stage in Table 4-50.
Referring to the Playback TM input, the source impedance of 680 ohms
delivers a range of 200 to, 300 millivolts to an infinite load but because of
the termination, the- input to U2 is calculated and the results shown in
Table- 4- 51.
A range of 20 to: 70 millivolts was given as the input of 113 or U4 in the
case of Record TM (Table 4-52).
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Decoupling Drops. - The changes in the supply voltage itself have a negli-
gible effect on the circuit, but drops across decoupling resistors are con-
siderable and affect the gain of the MCI 545G amplifier. This fact is
taken into consideration when figuring the gain and also for establishing
the maximum allowable input signal to the transistor amplifiers. Arrows
indicated in the schematics of Figures 4-165 through 4-168 point to the
available supply after decoupling drops.
Quiescent Point Variation. - As previously mentioned, the transistor
amplifiers must remain linear at all times. Table 4-53 shows the worst
case calculations of VQE, the collector to emitter voltage; Ic, collector
current; and the maximum signal allowed at the input of the transistor.
This input is computed as follows:
vi = VCE> X 2
where
V - the minimum absolute value of potential difference across
— the biasing network.
V = forward voltage drop from base to emitter at the consideredBh,
temperature.
A^ - the maximum voltage gain of the transistor stage,
or
„
 VCE - VCE <SAT> ' 2
1
 *V
where
(SAT) = saturation voltage of the transistor at the given
temperature.
whichever is the smaller.
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TABLE 4-53. TRANSISTOR WORST CASE DATA
Transistor
Ql
Q2
Q3
Q4
Condition
0°-I Max
c
0°-I Min
c
60° -I Max
c
60° -I Min
c
0°-I Max
c
0°-I Min
c
60° -I Max
c
60° -I Min
c
0°-I Max
c
0°-I Min
c
60° -I Max
c
60° -I Min
c
0°-I Max
c
0°-I Min
c
60° -I Max
c
60°-I Min;, .. c
Ic
(mA)
1.5
1.19
1.62
1.3
6.05
6.75
6.10
6.12
1.89
0.86
2.16
1.47
0.623
0.254
0.635
0.255
Vce (V)
13.9
17.07
10.2
15.28
11.2
8.5
11.34
9.2
2.455
4.98
, 1.72
3.16
4.76
6.185
4.775
6.190
Maximum
Allowable Signal
(VPP>
. 4.28'
3.76
5.3
5.03
20.4
18.1
20.7
17.6
1.70
1.30
M
2.32
4.12
0.72
3.48
1.30
Available
Supply
Voltage (V)
26.8
26.8
26.8
26.8
26.8
26.8
26.8
26.8
7.35
7.35
7.35
7.35
7.15
7.15
7.15
7.15
560
A typical calculation of/V^ and I is as follows:
' ' - ' • ' • ' ' C
Referring to .Figure. 4-167,
f 1 +hTnT^) R74//R721 [?.]
v _ L ££; J L
B R68 + f(l + h.,-,,) R74//R72
I j* FJL
V = V - VE E BE
E C R74
Vc - Ic x (R73)
v = v - vCE C E
d. Power Dissipation. - Power dissipation for all the transistors at maxi-
mum worst case is very much lower than the manufacturers design maxi-
mum, which is lower than military specification requirements. Such
conditions as leakage and thermal runaway are completely negligible.
Typically,
V (peak) • i (peak)
•r, • ,T , CC C :
,. .diss CE c 2
= 6 to 50 milliwatts
Converter Discussion. - The voltage rectifier-doubler (converter) used in
the telemetry circuits is of a non-linear nature and was too complicated to
analyze in depth. Laboratory measurements under conditions similar to
those encountered in actual operation were relied upon in this report.
Figures 4-171 through 4-175 show the results of the laboratory tests.
The converter efficiency (??), defined in this case as the percentage of dc
voltage out relative to the applied peak to peak voltage in, is dependent
upon three factors:
(1) Load Resistance (assuming always that the source impedance is
lower than 50 ohms).
(2) Temperature.
(3) Input Signal Level.
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The third factor is the crucial one, in that as input signalfades the con-
verter proliferates the fading. It is easy to see why a perfectly linear
telemetry transfer curve is impossible (see Figures 4-176 through 4-179).
A whole family of curves of the type shown in Figure 4-171 could have been
drawn with R, as the variable, but it was chosen to establish a loading co-
efficient, A*>L» based on deviation from 20 kohms. An-^ is derived from
the experimental data shown in Figure 4-174. Similarly, a temperature
coefficient, A*?T, based on 25°C is derived from the experimental data of
Figure 4-172. The total efficiency of the converter is:
' ) + AL
All of these parameters are purposely made functions of input voltage.
For any input voltage to the converter, a new efficiency, or transfer
constant, had to be established.
f. Assumptions. - In all cases, the gain-bandwidth product of the transistors
used were high enough to eliminate the worry of input impedance roll-offs
due to Miller effect. The small signal emitter current, i , was assumed
to be a good approximation of ic, therefore making the useful relationship
hold:
V v •
It follows that hpg is assumed to be high enough at worst case to justify
the assumption that the emitter followers do not load the preceding stages.
The maximum allowable output swing of the MC1545G was observed in the
lab to be only 2.7 volts instead of the proclaimed 4.0 volts under the same
operating conditions. Therefore, a limit of 2. 5 volts was set as the maxi-
mum in the worst case analysis.
4. 7. 2. 3 Worst Case Calculations. - Worst case calculations are tabulated in
Tables 4-50 through 4-52 and 4-54. 0° Max means that the change in components due
to tolerances is additive in the sense of yielding the maximum output at the given
temperature; 0" min. implies the opposite, i.e., the components change in the op-
posite sense yielding the minimum output. The outputs in the tables are due to the
maximum input signal levels, observing the maximum and minimum tolerances on
them; thus^ the trivial case where the input is zero, has not been included in tables.
This does not imply that the output is zero upon zero input — it is maximum or mini-
mum offset voltage of the operational amplifier. Further clarification may be found
by observing Figures 4-176 through 4-179.
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a. Current TM (Figure 4-168, Table 4-54). - The signal may be traced
as follows:
Input ••= 2.82 Vpp +5% given
(QD ~
10
Out (Ql) = Input • Ay (Ql)
V(Conv) = »>N + AT (A*/™) + AL ( A » ? T )
-' -1 -L;
- 70 + AT (0. 037%/°C) + AL (0.34%/kohms)
from Figures 4-171 through 4-175
Out (Conv) = Out (Ql) • n (Conv)
Offset (U6) = Input Bias Current • R14
+ Input Offset Current • R14
+ Input Offset Voltage
(for MA741)
(U6j =^-6
R14
Output = A (U6) • [Out (Conv) + Offset (U6)]
b. Limiter TM (Figure 4-165, Table 4-50). -
T f
 R44<1 '4)Input - —- ~—
R. . + 75044
R47//R49// Z. (Ul)
(Q7) =
ZE7
where
R48 • X43
Z
E?l J(R48)2 + (X43)2
573
fein (Ul)| = Magnitude of MC1545G input impedance
A (Ul) = Mfg. Data for +7. 4V supply
Out (Ul) = Input • Ay (Q7) • Ay (Ul)
»?(Conv) = TN + AT (A>?T) + AL
Out (Conv) = 17 (Conv) • Out (Ul)
. 54
Output = AV (U9) [Out (Conv) + Offset (U6)]
c. Playback TM (Figure 4-166, Table 4-51). -
R_0 (300 mV)T i 5o
InpUt =
 R,c + 68058
A (U2). = Mfg. Data for +7. 725V Supply
(U5) = Mfg. Data for +7. 12V Supply
Out (U5) = Input • A (U2) • A^^ (U5)
»?(Conv) - 1 + AT (Ai?T) + AL
Out (Conv) = T? (Conv.) • Out (U5)
Output = [Out (Conv.) + Offset (U6)] • A (U10)
574
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d. Records TM (Figure 4-167, Table 4-52). -
Input = 70 mV (expected value of record current)
A (U3) = Mfg. data for +6. 85
MZ. | //R72//R68//R71J • INPUT • A: (U3)
Vin (Q9)
, . where
I//R72//R68//R711 + R64
Z. X42 ' R74in V X422 + R742
(Q9) R73//R75// |Z.n (U5)
~ 1^1 "
where
JE9
R74 • X42
V R742 + X422
A (U5)
 ; = Mfg. data for +7. 12V supply
'Converter IN - ^ (Q9) • Ay (U5) • V (Q9)
Converter/;- r; + ) + AL (Ar; .)
e.
Out (Conv) = Converter IN • Converter rj
Output = [Out (Conv) + Offset (U6)] • A (U10)
Voltage Transfer TM (Figure 4-169). - The prime considerations here
are supply variation, VR1 tolerance of reverse breakdown voltage, and
power dissipation of the zener.
Typically:
V - VB + ABVOut 1 -
575
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(V + V ) I - I VSupply- Supply ' out!
Z R4 j_ R4
where
I is the diode reverse current.
f - j . ' . - • • • • ' ' ' '
. 'P.... - 1 • B V • ' ' . " : . . . . . • . ' ; • • ' ; • , , . . . - ' - . . •diss z
The power dissipation was calculated and found to be, at maximum,
51.5 milliwatts. This is well below the critical value of 368 milliwatts.
Due to the tolerances supplied:
|V (0" Max.)!- -8.312Volts1
 out '
I V - (0° Min.) I - -6.665 :1
 out '
• |V , (60° Max.)! - -8.34 ; . . ' • • " •
out ' . . • . , - ' ' . '-• ' • ' •
IV . . (60° Min.) I - -6.67 ; /1
 out '
R4 dissipation at worst case is 100 mW.
f. Electronic Unit Temperature TM (Figure 4-169). - It was found that the capa-
citor leakage current was insignificant compared to the current drawn by Rl
and R2 and was neglected. VnTTT 2 is calculated from the relationship:
•> (R2//RT) (V Supply + AV Supply)
OUT" (R2//RT) -'<• Rl + R5 ~~ ~
where
RT - Thermistor Resistance
All tolerances considered:
V OUT2 (°C - M a x -> =4.1.'.
V OUT2 ( ° C -M i n-} = 3 ' 6 2
576
V ' „ (60 -Max.) = 0.965OUT 2 v ' ' .
'-..) .= 0.886 i.
4. 7.2.4 Conclusions and Recommendations. - The following explains com-
ponent changes:.
- ' ' ' ' " - • ~ > ' . ' " • ' . ' -
. . (a) R44 and R58 were changed to lower the input level, since the MC1545G
maxirnum output swing was exceeded.
' • . • <* " ' • / . ; • ' ' • ' . .
(b) 'The configuration of the operational amplifier was changed from a non-
:
 inverting to; an inverting type and the diodes of the converter were re-
: versed to accommodate the change.
(c) \ R15,/R28, R41, ,R55 and R79 were revalued to acquire minimum offset
of the operational amplifiers.
(d); Biasing resistors R7, R8, R9 and RIO were changed to suit interfacing
, with the transformer source.
(e) R49 and R75 were changed, and both C42 and C43 were added to-shape
i the desired frequency response.
; With these changes, the circuit will provide linear amplification and conversion
to a dc output without exceeding specifications over almost the entire input level range.
•It has been mentioned that at low level input conditions the linearity disappears because
'of the diode forward voltage drops (which can not be avoided without a more elaborate
arrangement),-arid also that a slight positive potential may. be'observed at-worst case.
The approximate transfer curves of Figures 4-176 through 4-179 should remove any
misunderstanding as to this point.
577
TO BE REVISED
4.8 Power Budget
The power budget for the EU and TU of the recorder system is given in
Table 4-55. During start up the power division between the,two units has not been
divided; however, the major portion is dissipated in the TU. The primary power
profile is shown in Figure 4-180.
TABLE 4-55. POWER BUDGET (ENGINEERING MODEL)
Mode
WBVTR ON
(MSS or RBV Standby)
MSS or RBV Record
RBV Playback
MSS Playback
Fast Forward or Rewind
 :
WBVTR OFF
After WBVTR OFF and V.P. Negate Commands
Power Consumption (Watts)
Start-up
EU and TU '
(200)
: <45) ;::
up > :
••. •:— . ' : • ' • . . - ' ;•;
' • ' : • • ' *-•:. ' • • ' . ' - " . • • . .
. Steady State
; EU:
20
W^:
- 33
^
«.¥
y3%$t
TU V
23
-52..;:'
54
•M: ••'••.
39
.%.''•.'..'
. ,— . •••;
EU & TU
43
92
• ••:. 87 ,
. 1 0 3
55
: 0.5
0.5
578
TO BE REVISED
TO BE REVISED
CD
O
o>
If)
•ft
SBC
8
1
*t
e
o
N
t
«
T
o
;I
*«u<
oeC
8
o<
o:^
8
go
11
 \
o \n/
-n«
01*®
o>>
I
oe«O-J-lUOLO.
%%Z
*"
t
, 1
t
§
i
t
OT
2w « °5* K 1)
•« S iu CC
2? U. K
UJ
<u
"8S
bo
Q)
O
C
0)
E
I
o
00
r-l
I
TO BE REVISED
579/580
APPENDIX A
COMPONENT SPECIFICATIONS
TABLE A-l. VIDEO IN COMPONENT SPECIFICATIONS (Sheet 1 of 4)
He.
VI
TYPE
-8
ft/I
a I
;
 •&.---.
&.(.
•JL±-
-r.i
TV PS
An'*
MM
i-fmit'-:
£,'£.
IS
,*>•* \ 1.1 \ »».a
.-•*»
S-87
•7.9$
8.6 I »g?
9..Q J 7. P3
V7 -*<K
-6.2
* s 7 / ^;r
f //. 7" [ /.»... '/'*.•»•«!
1. *..«»• l . / » l i ^ I
£'<*
'y- !*..!
I >."» ff i
/ / . / » /'.<. .1
rn
;l«?v I1—-
/•(•.'i !
./l^ lL
S-ltn
.2i£i.
r.v
/•I.-/.
—('
/<!*'_
A*.-
mi
/t*'"
/'•'.A i
A-l
TABLE A-l. VIDEO IN COMPONENT SPECIFICATIONS (Sheet 2 of 4)
tt.» jr-
fih.-t.wK,
He. TYPE
/»*»>(.
/Pi*
•of-
.7
&JL.
2.*f •
*?• £'-<?. .A. i>
I//5
1.1
• /•£. /'''in
.fcf.x.L, J_ ! I
USi.
-i.
-'itt
-A?.*.
-r-H :^ !?«
,r/.v_i_
_y:i'±_L
'
/3i.!A'.V r
i i
A-2
TABLE A-l. VIDEO IN COMPONENT SPECIFICATIONS (Sheet 3 of 4)
/>•*
-ryp£
VALUES
fcl'm/tr
•A it",
B.S7
I «/•"« AttJL
Ida*
A" in
/ ffTsiA
f.r
f -',;-
JV-
/*»>»
t*?t \ I
•».#>•*
/Hi,. Mi,
7.f-f^ Tc--
4!i*_
<•/s^ I /MM
V
It. ~?.~'> -
/*»«
*3v 11.7
I~ -?. f'"&
M* l
A-3
TABLE A-l. VIDEO IN COMPONENT SPECIFICATIONS (Sheet 4 of 4)
TV-PE
DC3-SIGM VALU&S
ii
1-3-1 /HI/I
7-ype
/f 3, /'-•<<
330 fKiit 3-T2.
(&&..
fast
/Mf
Ma*
/».
fan
•9-01 -f io
/t/2. ffi/K
9 7 C
/'-'I-
fit?* 3 .'» •»
i . l f C
/Mi,.'
SL
7 I /)• I il
£L
7JTQ J*>L _/?*?'.-
(W'st
/.'i>/i /HI/i
1.
/•-*!**
Z C f
32)1
A<i*
"- /<
Mo
(f/^/X?
A-4
TABLE A-2. MODULATOR COMPONENT SPECIFICATIONS (Sheet 1 of 4)
DC-SI €/l
Ho. •TYfB g^fe
9
Type L i m i t *a xv
/Mat
fAif
fria*
. 7 ffct
It",'.
/Hi/-
I I'
XJUL. J^_
I, I I /.of ..g/
/;< i
Z/VT-S-O
I.IC. I I . 1
/Ii.<L /HI/i
4-7 S-f
^•r-«
A**
A-5
TABLE A-2. MODULATOR COMPONENT SPECIFICATIONS (Sheet 2 of 4)
_f.
/;•-.
b t
VKl
V/rt3
•/*?•$•
K, *,
-
Vrt-r
./- 4
IT, l/e>
V/f-7
\//fe
w>, /'
i/i
i A>/*•
1
"t
ifi
TYr-;--
—
.
I&817
eiV
•Zy.
fc*
•£{.**£
IN9+I&
QV
^z
4>z
^ %*
iva-WS
?v
**
T
"*-
hi.
T *> 73
«.»
1 /v p-> 1
+ S"-C
*
- 8
•*-**
OfiilS
"•" V, .:.... !
V ••-'.'•."
X 1. I/
6i?-'
i
i.f~* ;
"•
7
«s
*
,~
£ 9.-T**
+ ,133>V'
.
'
3«~
Pr7.i'"')
J. M + V
C.i
tl VA
O-j.-. -
/ . - . '• .
/r^.^
-^ T7-
fl'-'r \
lY.il
l*r 1
f*tr.
AI'-
A151
/.'fl'..
ph>*
_}'•"• ~_\
/>'/»»
/)',V.
^v.n
_/;'-;>'
/J'.r
, /'•'.'•- 1
/.-.,
[_£**
/«i:-,.
/"-.;•F /- .-' ',:•/,^>-
/:'-:.-
.')?.-.'
/:••:•«
. • , ,.
I'.-': v
/'Hi"
/.!?»
' •• ,- .- .
/*«
':^ -
/•. ;.-f
_/•:/! j
/5-:-v
/I-:-
/n.»
' /Ki «
!/'•>;>>
! /•'•.-.
Al1.->«
j
" T' , "I
4.r/* 6.>r»3[c.J7>|
r.e»8l f-fyy -f.fsz,
• I
• ! I
•
i
/0.83 I//./2. l/c.go i
! I i! \
i i
i ' I \
I \
' • • I
;
 ^ \
! : ' I
/2JO I / 2 . 2 - 3 - / 2 . ?O
//. 036 I //. /"Z. ://.o9i
: I
i i
i i
; :
; • i
' j
i I
• ! .
•C .J - 'I-,-,* *
^ J-. C.
i
i
_ C, _ < f-9 \ £•
f.t • jvs ir.z
8-C. p.r iff. C
>.*• i 7.J- |7- f- I
i
* ' i-3 2 J, z
J-o. g */ : »a, f
T/Pr:
r
//irffi.®
I
i
I
i
j
j
!
I
I
i
I
tfe-cnA
Mr i»ita< '
./f'Uf-
«-^
*f''-7
fl»H
89"?
*7-~i
t*m\,
fli-f
M-.nr>i
r'-'i--- -
/i;-j *.
I'ip
ft\t\
//IP"
/Mj*
/i'i H
ff'tt
/VIA
/!/»•? *
y'-" i n
/rl^l
/!V/i
/Hf«
A'/-
/:•->.!
A;,:-
y^/X
>V' -V.
J,^ \
/-'.•/•
/;~-A
/',:•:'*
/\?*.
/'.!,«
•l»'«
l''ii
ff'<i
frtr*
p;;,:
r.iy*
/.'".•I
/U?,
/.I l'f>
//•!«
/><-..
/V1>,
l^l'/l
/;*«
/J4!*-
_£*X
//.',. .
/.«y
/>!«
y*i-»
i /)[,'-;
** £3 V
£>'£•
'
I '
L
.
i
i
j
:
A LUC
-I'ti-H ^
•i r'c
_
,._:_
I
i
6*'J
I
I
i
i
j
!
! _ii
— |
: j
i
I!
.
•:
A-6
TABLE A-2. MODULATOR COMPONENT SPECIFICATIONS (Sheet 3 of 4)
TYPE-
7C.-T
/••'- \Tif | 73; ,7.rr
o VALUES
Type V/-S •'(»<•
/-.-.-I -• -
•393
fit" / » o
,,7.f
// 1- !
/°a j
fa?*' 33.2.*
3> 3 90 3»*
»IO I 1 /» t 10
fa, 'ft*
4-7* 350
./*!?.«„ •TO 1
**•'*•
~:i. f
/ ao /VlPV llf in
ff B3
/ a
y*
^*l2i.
31* it?.
j ' --j i
-j-. f ? .^-
4-1 0
>=.-'/ k_.
270 i-S-i" IfcT
e-z. ft-f&f.f 70 , Sfl.J"
2. i/r
ft tin
2-: ^ ? I a^-i^ I Z-.TJ c
/--•:.• \ / r - . - '. ll v.ro
gj- //-TO ii So
/*./», /f.'
l is t I 3 i313
;/I jilt. /fi./'J/' / ' O
-£?><_
/Ml/1
JSSL
\J+L
' »•*.!;-.t,-, |
/*?ir.
/lii'i '
A-7
TABLE A-2. MODULATOR COMPONENT SPECIFICATIONS (Sheet 4 of 4)
A/o.
W.lU&S
•»r"- /s.a't &!'£.
ft**.
I-/**
3/53
3,,-,
I Z I
Ali/i 3/6 AH
3/.9 •5 1-3
3/3 31 3 3/3
/ ' in
/I'/"
, AV8 _/jva/_
A1/"
•OflXf A/- I
/o o /**« -
A! i* '
//?,„
/*•<'/>
E.,>/i' /!-<;,. I
/V 1 1
JUXJ_
-4-
ft'"} /*«**
/Hm I
A" -
A-8
TABLE A-3i RECORD CURRENT ADJUST COMPONENT SPECIFICATIONS (Sheet 1 of 2)
t>e*i G"
Ho. TYP£ Type Y/fi'lK- «*
9630
£970
+000
/or i a; // n-r
af
£3-1. e+i.s
8*7. f
Mi 11
/"•A
37-rfc
390
J76
/••.'*.
r. 3
18.7 /ff.'tU?i*
' '8 V 1*1
.•/.*> i. .?
frif.
-Alt*.
i .- .1
KI7
se i .e&
/I'
•*/» 330(S-30 6V)
. I /o a
/ob fit;* 3>9
/ a i l
97.? A/' a
-..£». «'* '•' /_""
tf.8 K
•>?.?•-
jVtjkit
yni'»\
-Al-ii.
fi'^r.
/»l/t
J.C
A-Q
TABLE A-3. RECORD CURRENT ADJUST COMPONENT SPECIFICATIONS (Sheet 2 of 2)
D£-S| 6 '1 VALO&S
Ho.
01
TYPE f ,-»JM in 3 1Value
Win
o'c
. 33
.-Type
/J'-aX
A*, a
l rv:
/viay
q-oo
V**
.**
.92-
Vie
/*)?«
2.50 f /I
pir.
br?
/H-r
4-11. -/Z /e
^5)0 I 3><s.S i j j o o iX 1
 ; j
7 2-O I 7^)2. i c*7(s |l
/>*/>' ovl
*•*-*-*
/S V
Kt i /'3o *«':
±rt
^Li_ dz
7. >>' ; -7. *- I
j ||
T.O. 8
-41
/*>.»<
yv.V. '
/Hm
A-10
TABLE A-4. FM EQUALIZER COMPONENT SPECIFICATIONS (Sheet, 1 of 2)
' VALUI^ S
pvft
Ho. TYPE V/-P/IK.
/ 00
•I***. If? US
£3 10
jtt-ax
f.z p.*
fie*
•ftfl
(Mir
IK - ; / 70 g-ro
2.1,
T-S.f Ala*
/*/;.
/<*/<
•f-Q
fie*.. IK JStet F-lo
Ali
Ate/
£-£>
/ii I
Cis-
i-r.i
•f'J
.MM
IS /9./
A1! I/* IT /v
O.I 4*
./ i
.07
jlto*
£L±
p,*
-~i_
<,•,•("
AfrX
A-ll
TABLE A-4. FM EQUALIZER COMPONENT SPECIFICATIONS (Sheet 2 of 2)
' VALU&S
psft
Ho. TYPE Value 7-ype
l-l'mi'tr
A '.$"« /***.
!*»<
flui,
/Vl. MM
-*Tf»ft /Ma*
3V »T Ct*. /l*3)r
/Vii'n
/•*>' /.-r
13
A1!*"
rn. ft?*
fni * «tI3T 7
ffoi A. <;..
r..
/Mi;. ftfi*
\ i
/>*?<
/K.,i_
g/O 230
/'•'2:5
Z£i
/'''lit
A-12
TABLE A-5. BUFFER LOGIC CIRCUIT COMPONENT SPECIFICATIONS
Mm
*•*.:
1
J-.0
J- O ;
10
/O
1°
to
I O
*,*. 2..
*••*.
l.lf
/to
/o
/•'9.-0
/oo
,-7-r
c. /ro '
10
If
10
;z
/J-
11.
6
ja-
to-
ll
1°
11
i-f
!•*•
'*
/o '7
8
o -s
l-f
A-13
TABUSA^6. LIMITER DEMODULATOR COMPONENT SPECIFICATIONS (Sheet 1 of 6)
Vaiue
—4 r--j
.ft
l&LL
-£i<L_i_
Type
_ .
•'••*»"
'>»_ } « . ' . _ _
££2Ll
A- : . '
n"3zzn:Tz:<Ff/>un I. ^D—
/I* i n
i j
|-:--
"pE
-U^-L. /.<••< ':
/Jlifl '
A-14
TABLE A-6. LIMITER DEMODULATOR COMPONENT SPECIFICATIONS (Sheet 2 of 6)
3A\ G /I
/'art IV-1
' /-Q/o
A-- - ' |
<*
hee.
9 •'—
» . i
fill*
/*?.-
JtelJ.
ilj;i_L..
flr.1 *• 'I
1
•'•<?<•*
.9
rv in J—-J
0"'
i.jJl
JlU
_/»•??„
/»/.• i
//» (
A-15
TABLE A-6. LIMITER DEMODULATOR COMPONENT SPECIFICATIONS (Sheet 3 of 6)
Ho. TYPE
A*,**,
;-=i e M
.' u *
7K
II3S n BO
.O V/>.LUI:S
7-ypE
/»*•>/
r /»»'»
rtf*' /o// . 3
L±J>-* I!
[yo//. 7
290
H, -j icr-
^•^ X .
A'.M
i-lV-i'f <•
1O/0.1 10 »3
3S3.3
/oo
./?*>J*'»
/?'•»/'*•
4-70 A'S* jfro !£*•<> J-
yi?iV« I ' g s a !"foc i 3So
2-9<° ../••c-L
<f3
:,7,rf!i-
" 1* A i
/I to ;-J ; ^ /4
Ai''n
/if 20 .^-J
/v 7 <
I .--
-fiit
I M "" I
•390 o
•?'? ' i'1 ^'" |.
<*«,*'* ftfr.t 1
 I
-H — !|
I ll
Kr3.fi*
91.7 \
e?.\ \
i
jt'JL2_
./'.'«'_.
1 90 j.
/HI /i
, L
"1-
k'i- J i Jj ; i
•2/9. *:•
/.I.,._ JijfjLJ.. jj > /.^ e.i !
A-16
TABLE A-6. LIMITER DEMODULATOR COMPONENT SPECIFICATIONS (Sheet 4 of 6)
DC-SI 6/1
T //. T | //.-» ji
*•••••«*•' j 1-700 \/t**L\ • • ^A .' a' . .• * _
' .-2.7001 • 3.7° a
--i*
/"/l.-K
rt<V* . ;•
/oo
•a/r
I ! I;
____ •
!.
*.9?.
! •»»/
1)^81!
fK \ • \
r/o
r/o / 1*1
/;' *. <
Ai^ i
£.•55
.'/i
4-
S69
/>•>*•
I LA«*> '
vex r;.-~r
fit
JI2:.??0j
i !
Xt/f i
__J.
fiet
. \ t s ' °
.L^_i/?-?
'di < j « i ° ;
/•''«
! i
330
^
.l_?-2_
! a/
23
__L^_..
23.1
/Ml/l
|/g.J^| •«u../Xtn i
- «s. i.
 r/^v.i— .-/;.ii
-r. f
A-17
TABLE A-6. LIMITER DEMODULATION COMPONENT SPECIFICATIONS (Sheet 5 of 6)
pr.-t
II f.
.t I
1 _."',. "7r>i: :-i | fr . . . -I ."i-if'Jl'-.'.-
! V-z lu* ! ' • • • • • • • - • o'.' | : :'.: | <• ••;•
Vfl
\ f t - .
i/l.*S \(t.
f/vi.v |j». t»a [_//. i*_
V/-.LU/.-S
Tyr
I //V
Iz
tz IS ~
• - > ' . '* '/
A'M i
»v,.L__[ !.
'-
p
 I r-
I / .«£j_
*}'"*
_A:ic_j I
i ~-\
../¥?.«_-
---
-A'.:'..
A-18
TABLE A-6. LIMITER DEMODULATOR COMPONENT SPECIFICATIONS (Sheet 6 of 6)
•'KM TYPE fee'fe"'
I:
&!•*
-ry-r
.I**.
r /:'.,
I*?*
:±±i L
. . .
« o
>:> t. ..
A-.*
It.
T~
/'•"in »»••<-
•?.'.. i
/>? X
/Vim
sun-mil.
O'*)
fltl*
lite*
.
QlTtl 'f
9 e> *« >^—f.M 12.0
^.//r. /Hi/
te /»,* i !
A-19
TABLE A-7. RBV OUTPUT COMPONENT SPECIFICATIONS (Sheet 1 of 5)
Ho. TYPE
DCJIG/I VALUED
t-is>.:>A-a\
Value Type
Lfmit* •'.
40 *£
/»»* fk-ax
/Wax
Ati/t
/vm
3.1-S
A'').
/MBA
/•"'l *»
/l'f'1
Sll
•>/»?'*
i i
£'IH
/'/•:-*
/Will
A-20
TABLE A-7. RBV OUTPUT COMPONENT SPECIFICATIONS (Sheet 2 of 5)
Ho.
V/UUH-S
•
TYPE
/ o r
P***-
fr t Vr>
fifl*
L;
0V
.&£. 3*_
Type
8.1.K 7.
31*
fits*
2.7. ff
AlzX
/*•*
I/?*
83 o
fill'*
A1/
A*?/
/*?*
ffti
H"!'».
_/?.?-*_
f+'iil
/!*?>» I • !
/»'/„
A-21
TABLE A-7. RBV OUTPUT COMPONENT SPECIFICATIONS (Sheet 3 of 5)
YPE
ft,"!"- •• [~~
Lhnji;'
\'T> 11' g
I I
.si/-.-A:-.:.-!-.;::., v/.Liii :
«#' U:i£Li_L?f |-_IT
• .« . //i.;.. T76r ,| .g I i!
—jJ '^L'U 6.?-
. j re \ **T
lf l7S/A\ *.»*• .
-/ -v ; v-^' '
I L.U^D..1_.J.
kz-—
i
_£t*
.A>:^ I -
y^CT
'"'. •! 1
/££.
——-,--
''
8JI
.*«•
A--- i
10
Vrf/f
LiT'J.if.f: Ji.
*HI
-jCfcxJ..
»f/M 1
..._.U
' I ^iTii.' I
T^T
i //./i '
JL'iii.'X.J—
L^Jl
H -^ft y^rt-
T=T
7t i . 7 7
—-j
zj
./w.v.
/i-ii n
—]
!/^.77!=r
- t.a : <. 8 '
"i r.rr:"
v/e •f-rr ; i-2'::" :
A-22
TABLE A-7. RBV OUTPUT COMPONENT SPECIFICATIONS (Sheet 4 of 5)
b-;*
L i 1*1 iff.
I A-
If-i-f
Vs'u*
AH'
/Km
i-l'.M l1f
ft K.
L? 9 J
/ O K
•3300
/•i
/''l/'
/<*-
/i/'ar n.l /2
a. /
/A in
/Vli'n
ffoi.
f/hr
A*?/'
/"/ A 1
A?*
Aim
*)'*) f+tir-
;•*>>*
/Hi'n
_£22i
/iii'/i
ft")
J I
I . I
=3
A-23
TABLE A-7. RBV OUTPUT COMPONENT SPECIFICATIONS (Sheet 5 of 5)
DC-SIGH VAJ.U&S
tJam.
Value
Lipi+i TXPC
VALUED
Turin-
fi't*
X/JTO
/"..It
Sf/.f /*;* 6'3-T /VIA
/tot
/*>*
/*•£
.;*,/-M -^
*f'V
fit?*
/;::->. 1
_2*i.«
-X'-IA- A'l"
/Vli-l
jftii
-A?.? '-
/! /''
'r —
Ua _/£i>
A-24
TABLE A-8. REFERENCE GENERATOR COMPONENT SPECIFICATIONS (Sheet 1 of 7)
r>»r--;> (-'• t-
L-
/•:'*•
I-''!
*••'
* 1 g.f \
 f • "|iti:;~jJL'n'<?\ J;"'1 I c •'' •/•/'. ii'--i" i j r - . - . '
...._.........-. . _. . ... ..... _
/^'-•/•r , ...
 v., \.f'^- !..._ -.1
^ L^_!_J-' L^ i. j
/..-." ! /K 'P /.!•-•:. l././Z/.J.y'jl
/-;•• i / /"/ •: /, r
T
T. FT'
T,-y" i!
_d^_'—€!?_. L.£iT-_.:..'-•'....:! I L-^L.—L
A /'•/-'
•^ '- I .
. ^ vi. I ]_-...,.-.
-4
A-25
TABLE A-8. REFERENCE GENERATOR COMPONENT SPECIFICATIONS (Sheet 2 of 7)
)
£-/
c -f
^-''-
^•'
£.S"
£• C •
<r. 7
j
: C. -tt
'..
C-s-
c.l»t a*
C-4~f> ?•/'*
'^t
>.
£/'<v
£./"?
(£/?-£? -3
<Cr-.-'
IZT1-C/-'
LI
L ~
L. i.'
)
-^ "?
..
TVP-Z
«/».-..'-
<:-•/'/. ''
£.A''">.
''
c-r'"!
:^.r
.-- TV- '
e-A"A
£*•*
C-T-/XI
<£- *;'/*.
.C// - /r
. '• i <
f ,..
X"L r
A
'u-f-
or^l G
.'•.
:
.:;.;;;r-.J •' i
y;j .-, _, - "i
"/'•" !
, cl if
\
. '•) tj"
1
• '•'
/, :',v-
. i^i • •*;
• ' •'. !'."'^
.'i*
, •." i ^
* ••"/
•'$i
. <•" • ^  .
^
.T.3,-1'
• '
V''- ' .
, S-G. .„
'- ' •- '•""
!<-• •' . .
J .... t ,:
«--» • •—
•j'-Y'^ti
'hi.
fo.f ;•
1 V-'.l
'"•'.';'.."
'••'"'//,,/,,-.
/:• 1.1
/•'.?>
, Ai.
/ (J- -V
>:•;.
'Kr
/'r..»
- . .
_/.: .;•*_.
..ftZ!'....
,;.:,.,
/.v
,:•:.,.-•
..••//:
/.'!;•*•
/;.'.»»•
f:<i.-
/;-';-v
/•!</•'
y-.i»:
y ; i'*
i',''"1*'
/:.•;.-.
/;..*.•>
ii.'--'
/n.-!
/ ' • '• '••
S-
y :..,
/«/'.•
y '.; ^
/ • • • •
./'! •;•:':.
.1 : ii-S
'"'
 i
 J
,.--/?r.
. Of'l-'
.<L - . '
.:
-t_"_J
.,r,',o_
. c ' • '.'
",t>.--.*-
- -iJ
-..,".
_ _
.... ^ _ . _ .
, c /^:-
.t_.'J.
.,...,:•.:• J
. r , • .-.
, '•' '. -'• ..
r
. « / /
; '
[TV---.
.
:
 .. 3
-
(
-----
, r. -••'•
,.i/'-.::
i
•
. . .
 x
. .- •/•:••
. • .
» • •' ^
1
|
1
;-;. 1
••> •• !
. L. L. \
1
1
•
..
T y Pi;
'
t
t
1
1 .
1
1
1
i
|
'
I
i
i
1
[
1
•
< ^  r~ £. f)f
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APPENDIX B
SIMPLIFIED PLO TRANSFER FUNCTION
A simplified model of the PLO was used where applicable. It is shown in
Figure B-l.
Figure B-l. Simplified Model of PLO
The transfer function resulting from this model is
<Po(S) H(S)
K
1 + -- H(S)
where
H(S)
Tl =
T2 =
T S + 1
IS + 1
K =
 '
Kv = N
B-l
If we let
/ „ \l/2
, the natural frequency
, the damping factor
Then, assuming———>1, the applicable case, we find
CO
B-2
APPENDIX C
LINEARIZED PLO TRANSFER FUNCTION
A linearized model of the PLO is shown in Figure C-l.
Figure C-l. Linearized Model of PLO
The transfer function resulting from this model is
T2S+1
s .
1 +
T2S+1
where
T2S+1
H(S)
 ~ T S+l
2
K 2 3
= K/N
C-l
If we let
M1/2con = |
 m „ I , the natural frequency
T2(I>n£ = — — , the damping factor
Then, assuming — — — >1, the applicable case, we find
ui n
The response to a step change in phase is found by multiplying the response
function by 1/S and performing the LaPlace Transform.
-1
*0(t> = 2S + con
umt
C-2
APPENDIX D
DESIGN ASSUMPTIONS, GRAPHICAL ANALYSIS
AND DETAILED WORK SHEETS FOR MOTOR
DRIVE CIRCUITS WORST CASE ANALYSIS
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.- 6- SPREAD AT
FOR- POWER. TRANSISTOR.
•SIMILAR. TO J-N4399 ....
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Figure D-l. Power Transistor V__ SpreadBE
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Figure D-4. Forward Voltage Characteristic of Motorola MR-2361 Diode
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Figure D-6. Headwheel VBE + VRg Curves (60° C)
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Figure D-7. Headwheel total ZgEC Characteristics
and Operating Points (60° C)
D-12
,J 7-_ ^Ji L: i . . . i
(,•+ 0-5" O - f c CM 0-8 0'<J l-o M l-l 1-3 |.+ |.? I 'fc,
Figure D-8. Headwheel VBE + VRg Curves (0°C)
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Figure D-9. Headwheel Total ZgEC Characteristics
and Operating Points (0° C)
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Figure D-10. Capstan and Im VBE + VRS Guides (0° C)
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Figure D-ll. Capstan and Iu> Total ZgEC Characteristics
and Operating Points (0° C)
D-16
Figure D-12. Capstan and Iiu VBE + VRg Curves (60° C)
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Figure D-13. Capstan and lew Total ZSEC Characteristics
and Operating Points (60° C)
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1. Graphical Construction of (V__ + V__) Curves. -
(Voltages = 'mV)
(Currents = mA)
'B
1
8
20
60
100
200
400
600
800
1000
1500
VBE (25-C)
MIN
375
475
520
575
610
670
740
800
850
900
1025
MAX
575
675
720
775
810
890
995
1090
1200
1300
1530
mV/0C
T.C.
-2.2
-2.1
-2.0
-1.75
-1.60
-1.30
-1.00
-0.60
-0.35
-0.15
+0.30
AV to
0°C
+55
+53
+50
+44
+40
+32
+25
+15
+9
+4
-7.5
AV to
+60 °C
-77
-73
-70
-61
-56
-45
-35
-21
-12
- 5
+10.5
VB E(O°C)
MIN :
430528 :
570
619
650
702
765
815
859
904
1018
MAX .
630
728
770
819
850
922
1020
1105
1209
1304
1523
VBE <60°C)
MIN
298
402
450
514
554
625
705
779
838
895
1035
MAX
498
602
650
714
754
845
960
1069
1188
1295
1540
HEADWHEEL
J
B
1
8.
20
60
100
200
400
600
800
1000
1500
0°C R = °^171 ohm 60 "C, Rs = 0.208 ohm*
vRS
-_mj
1.4
3.4
10.2
17.1
34
68
102
137
171
n r- rt
V + VBE RS
MIN
430
529
573
629
667
736
833
917
996
1075
1275
MAX
630 .
729
773
829
867
956
1088
1207
1346
1475
1780
v
RS
— -.
1.7
4.2
12.5
20.8
41.6
83.2
125
166
208
oi o
v - • + vBE RS
MIN
298
404
454,
527
575
667
' 788
904
1004
1103
i <3 A n
MAX
498
604
654
727
.775
887
1043
1194
1354
1503 !
1 oeo
D-19
CAPSTAN AND Iu)
I1B
1
8
20
60
100
200
400
600
800
1000
1500
0°C, Rg = 0.437 ohm
VRS
0.4
3.5
8.75
26.2
43.7
87.5
175
262
350
437
655
V + VBE RS
MIN
430
532
579
645
694
790
940
1077
1209
1341
1673
MAX
630
732
779
845
894
1010
1195
1367.
1559
1741
2178
60° C, R =0.560 ohm
8
VFS
0.6
4.5
11.2
33.6
56
112
224
336
448
560
840
V + VBE RS
MIN
299
407
461
548
610
737
929
1115
1286
1455
1875
MAX
499
607
661
748
810
957
1184
1405
1636
1855
2380
V (MR2361 Protective Diodes)
I
D
10
33
100
310
1000
MIN
VD
1300
1400
1500
1600
1700
mV/°C
i.e.
-3.9
-3.4
-3.0
-3.0
-3.0
AV to
0°C
+97.5
+85
+75
+75
+75
AV to
60°C
-137
-119
-105
-105
-105
vr>
0°
1397
1485
1575
1675
1775
(MIN)
60°
1163
1281
1395
1495
1595
HEADWHEEL
10
10
33
100
310
1000
0°C, Rg= 0.171 ohm
VRS
1.71
5.6
17.1
53
171
V + VD RS
(MIN)
1399
1491
1592
1728
1946
60 °C, R =0.208 ohm
s
VRS
2.08
6.8
20.8
64.5
208
V + VD RS
.(MIN)
1165
1288
1416
1560
1803
D-20
CAPSTAN AND
I
D
10
33
100
310
1000
0°C, R = 0.437 ohm
s
VRS
4,37
14.4
43.7
135
437
V + VD RS
(MIN)
1401
1499
1619
1810
2212
60 °C, R =0.560 ohm
s
VRS
5.6
18.5
56
174
560
V + VD RS
(MIN)
1169
1300
1451
1669
2155
2. Graphical Construction of Total Secondary Impedance Curves. -
(From Plots of IB1(min), I^max), and 2^ vs. Vgec )
HEADWHEEL
V
sec.
600
700
800
900
1000
1100
1200
1300
1400
0°C
'BI
(MIN)
_
4.5
34
135
260
440
590
740
880
'B2
(MAX)
_
145
330
560
820
1050
1300
1550
1800
2ID
_
—
—
—
—
—1.4
5.4
21
Total
I
sec.
^^
150
364
695
1080
1490
1891
2295
2701
60°C
'BI
(MIN)
7
40
115
210
315
430
560
760
850
:B2
(MAX)
120
230
370
550
750
980
1230
1480
1730
2ID
^^
—
—
—
—10
29
76
180
Total
I
sec.
127
270
485
760
1065
1420
1819
2256
2760
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CAPSTAN AND loo
V
sec
500
600
700
800
900
1000
1100
1200
1300
1400
1500
1600
0°C
V
^_
— .
4
29
105
190
290
400
520
640
.750
850
W
^^
— .
100
210
340
480
640
790
940
1080
1250
1380
2ID
MM • '
--
— -
5.4
20
66
170
Total
I
sec
_
— .
104
239
445
670
930
1190
1465
1740
2066
2400
60°C
'Bl
1
7,
35
95
165
236
320
410
500
590
690
• —
:B2.
31
94
170
260
370
475
580
700
820
950
1050
—
2ID
_^
—
— .. ••
' —
• • — :
4.4
11
27
66
135
265
—
Total
I
sec
32
101
205
355
535
715
911
1137
1386
1675
2005
—
3. Calculated Load Lines. —
HEADWHEEL 0°C
Start (MIN)
V
sec
1185
1175
1165
1160
1155
I
sec
(mA)
0
614
1230
1535
1840
Start (MAX)
V
sec
1400
1380
1370
1360
1350
I
sec
(mA)
0
1230
1840
2460
3070
Run (MIN)
V
sec
854
852
850
848
846
840
I
sec
(mA)
0
123
245
368
490
860
Run (MAX)
V
sec
1005
1000
995
990
985
980
I
sec
(mA)
0
306
614
920
1230
1535
D-22
HEADWHEEL @ 60 °C
Start (MIN)
V
sec
1185
1175
1170
1165
1160
1155
1150
1140
1130
I
sec
(mA)
0
480
722
960
1200
1440
1680
2160
2640
Start (MAX)
V
sec
1400
1390
1385
1380
1375
1370
1365
1355
1345
I
sec
(mA)
0
480
722
960
1200
1440
1680
2160
2640
Run (MIN)
V
sec
854
844
839
834
829
I
sec
(mA)
0
480
722
960
1200
Run (MAX)
V
sec
1005
995
990
985
980
975
I
sec
(mA)
0
480
722
960
1200
1440
CAPSTAN AND Iu) @ 0°C
Start (MIN)
V
sec
1250
1210
1200
1190
1180
I
sec
(mA)
0
774
966
1160
1355
Start (MAX)
V
sec
1475
1430
1420
1410
1400
.1380
I
sec
(mA)
0
870
1060
1260
1450
1840
Run (MIN)
V
sec
902
890
880
885
875
I
sec
(mA)
0
232
425
329
522
Run (MAX)
V
sec
1063
1050
1040
1030
1020
1010
I
sec
(mA)
0
251
445
638
830
1025
CAPSTAN AND Iu) @ 60 °C
Start (MIN)
sec
1250'
1210
1200
1190
1180
1170
I
sec
(mA)
0
606
757
910
1060
1210
Start (MAX)
V
sec
1475
1420
1410
1400
1390
1380
1370
1360
sec
(mA)
0
.834
f\rt r-
VOi}
1140
1290
1440
1590
1740
Run (MIN)
V
sec
902
880
r» rrrt
O IU
890
860
sec
(mA)
0
334
485
182
636
Run (MAX)
V
sec
1063
1040
1030
1020
1010
1000
I
sec
(mA)
0
349
KAft
*J W V
652
804
955
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4. Calculations from Graphical Data. -
a. Resulting Power Stress in Protective Diodes. -
1. Headwheel 21 = 12. 4 mA from Figure D-8
(a) 0° C I_ = 6.2 mAD P_ = |8.-44.mW peak|@ 50% duty
@ VD = 1. 36 V J cycle = |4. 22 mW AVG
21 = 120 mA from Figure D-6
(b) 60° C I = 60
D
2. Capstan and Itu
D = 6 0 m A ) p
\ D
= 181. 0 mW peak|@ 50% duty
@V - i . a s v ; cycle = 140.5 mWAVG71
21 = 16 mA from Figure D-10
(a) 0° C I = 8.0 mA
P = [ 11. 1 mW peak | @ 50% duty
@ V = 1. 385 V J ' '= 5. 55 mW AVG
2l = 108 mA from Figure D-12
(b) 60° C ID = 54 mA ,
/ P = | 74. 0 mW peak| @ 50% duty
@ V = 1 .370V*
= |37 mWAVG|
b. Required Primaiy Current. -
Per phase current in driver (2N2405) calculated for:
(a) One power transistor is supplied its minimum required base
current.
(b) Other power transistor is supplied its maximum base current.
(c) Protective diodes consume their maximum forward currents.
D-24
Total current (2 phases) in PNP start circuit (2N2905) = 2 x 1 per <t>.
a. Headwheel
0°C Start. - From Figure D-9, I = 1700 mA (Min. required)
^^^^_^_ _ SGC
Start Current (2N2905) = 2(74.4) = 149 iriA|
0°C Run. - From Figure D-8, I = 500 mA
—^—— sec
I . = 500/22.85 = 21.9 mA 1 per<*>.
on I 1pri
60° C Start. - From Figure D-7, lonn = 1640 mA (min required)
I
sec _ 1640
pri N 22.85 = |?1.8 mA (2N2405)
21 . = 2(71. 8) = 143. 6 mA Start current 2N2905pri V ;
60° C Run. - From Figure D-7, I = 590 mA (min required)
~—•
 T
 -- S6C
=
 59
°
pri 22.85 (2N2405)
950b. Capstan ami Iu). - N= — -21.6
0° C Start. - From Figure D-ll, I = 1150 mA (min required)
~ ^—^^^™ S6C
pri
1150
2lT6 (2N2405)
21 . = 2(53.2) -pri Start current 2N2905
D-25
0° C Run. - From Figure D-ll, I = 400 mA (min required)
sec .
_ 400
pri 21.6 18.5 mA (2N2405)
60° C Start. - From Figure D-13, I = 1080 mA (min required)
=
 108
°
pri 21.6 (2N2405)
21 = 2(50) = 100 mA (2N2905)
60° C Run. - From Figure D-13, I = 475 mA (min required)
sec '
I = 475
pri 21.6 22.0 mA] (2N2405)
0 Required for Driver Transistors (2N2405).
I = 2. 66 mA (calculated previously)
J3
D-26
Circuit
Headwheel
Start 0° C
60° C
Run 0° C
60° C
Capstan and Itu
Start 0°C
60° C
Run 0° C
60° C
Per4>
I . Req'dpri H
74.4
71.8
21.9
25.8
53.2
50.0
18.5
22.0
Min Base Drive
Available
2.66
2.66
2.66
2.66
2. 66
2.66
2.66
2.66
Min 0 Req'd
-'/'B
28.0
27.0
8.24
9.7
20.0
18.8
6.95
8.26
D-27/D-28
APPENDIX E
CAPSTAN SERVO ERROR AMPLIFIER WORST CASE
ANALYSIS BODE PLOT COMPUTATIONS
APPENDIX E
CAPSTAN SERVO ERROR AMPLIFIER WORST CASE
ANALYSIS BODE PLOT COMPUTATIONS
1. Lead/Lag Network Following Phase Comparator. -
R41 + R73
R4o
s +
C
= A. <
S + S01>
( 8 + S )
A (s) = 0.0112 fs + 4. 58 I. ^ / 0. 83 V
s + 0.0615 l ' ~* y as s - 0 J
(Nominal)
Worst Case Development with partial Bode Plot:
1 \. 4Lfi /
-4--,--\
(Me&.&)
(MEG.
Maximize low frequency gain and
minimize high frequency gain, to
diminish gain margin.
Implement by:
a) negative A's for R41 and R43 and
R40
b) positive A for *RT .
\
NJ
*where RL is Q10 with maximum
= 900.
2 Shift curve to right to augment the
£j total system lag angle.
Implement by:
a) negative A for C9_.
E-l
2.
(R 57C27/
Sp2>
A2(s) = -104 s + 740J 13.5s -*6
(Nominal)
Worst Case Development with Partial Bode:
f Rb
CJ
1 Shift curve to left to increase lag <
and, therefore, system lag < ;
Implement by:
a) C27» Positive A
b) Rb max; (Rg9 and R60 MAX with
positive A's).
2 Increase transfer by R57 with
negative A.
3. Lag Network Following Operational Amplifier. -
R62 C28J
A3(s) ( 10 \ •-* 0.5s + 20 J as s -* 0
(Nominal)
E-2
Worst Case Development with partial Bode plot:
I
Spa
1 Shift curve to left to augment system
lag <
Implement by:
C28 with positive A
2 Enhance transfer:
a) Rg2 with negative A
b) R-- with positive A.
TABLE E-l. WORST CASE COMPONENTS
(with respect to stability criteria)
Symbol
No.
R40
Rji min
R73
C25/C31
RL
(hfeQ10)
R57
R59
R™ max
C27
R62
R63
C28
Nominal
Value (X()
1 x IO6 ohms
10,000 var.
6200
19.5uF
5.0 x IO6
IO4
IO4
0.250 x IO6 var.
O .OluF
IO4
IO4
1 n ,,TIiu ur
AX.
-1.2xl05
-10,000
-740
-5. 2 uF
+2. 5 x IO6
-1. 2 x IO3
+1.2x IO3
+35 x IO3
+1.1 xlO'12 .
-1.2x IO3
+1.2x IO3
• o a •«• 1 n "6
I Ut \J S*. J.V
Worst Case X,
0.89 x IO6 ohms
0 ohms
5460 ohms
14.3uF
7.5 x IO6 ohms
8.8 x IO3 ohms
11.2 x IO3 ohms
2.85 x IO5 ohms
0.0111 uF
8. 8 x IO3 ohms
11.2 x IO3 ohms
1 o a .if
O.4«l« \J U.A.-
E-3
4.
« • M- Trans)
WORST CASE (stability)
I(Ju) =8 .1 (+19.2DB)
~ 0 '' ,
NOMINAL CASE
f(J«) = 2. 57(^8.2 DB)]
» 0
where:
and
• HS<)U>)
Drop-out Filters:
QL = 10
Tuning error < 2%
KM = <3.(By(0.4io)(6A6) .-Loin (te±^« V (_»L.V (_»«)], F-^L \J<o+.0615/ \)o)-f740/ \Ja> + 20/j |_Ju) + SOO
H2<Jw> H3(Jtt>)
9 comp., VCO 6 /CumulaUveN /Capstan MotorN /Ttpe Tramport\ /Drop-Out\
Freq. Tranelatton \ LPF / \ Drive J \ Mechanism / V Filter /
Worst Case Bode
O.DB
E-4
APPENDIX F
MULTIVIBRATOR PULSE WIDTH VARIATION AND hie CHARACTERISTICS
APPENDIX F
1. Comparison of (1 +• 0 )R with h. . -
' V
VR *3 — V
From Figure F-l: I _ E
RE
I . 7.24-4.78 -
 =
E . 4.624k
mm.
=Ic ^B' 'c + =
& . 51.5
mm
fl , due to aging and temp = 59
um.
'min =
at I = 0.522mA, h. .= 12k from typical curves. At I = 1mA,C ic ^
h. = 12k, h. = 7k; thus at I = 0.522mA,le le C
max typ
12his = — (12k) = 20.6k
"max
= (52. 5) (4. 624k) = 243k
E
F-l
-H r^
I-M^_L-
Figure F-l
• - - -Vet
--:. .y,
t
Figure F-2
F-2
Therefore,
( l+0)RE»h. e
243k » 20. 6k
2. Effect of Changes of Vc on T .
The general waveform for the voltage on the charging capacitor of a monostable
multivibrator is shown in Figure F-2. Equation 1 represents the pulse width, T, of
the one-shot corresponding to this waveform.
+ y - V
cc B A
v vCC D
This waveform is the same as V
where
and
VA =
vcc= 4'51V-
substituting these values into equation 1 yields:
5
"
 51
 -
 VA 3 51T = Tln
 -
 = Tln
 =
 Tln l
'
15
 - °-
56T
If V (V ) increases by 8. 0%:
A G
% change in T =- . - l 100 = 6%
/
F-3
If V (V ) decreases by 4. 6%:
A O
5. 51 - 1. 91 _ 3J3
4.01-1.91 T 2.1
/ \
% change in T - (1 - -^|| J 100 = 3. 5%
3. Effect of Changes in I on T. -
An increase in I is analogous to a decrease in R , thus for an 11% increaseC ' X '
[ -11 + 5
 55 x o 89 = 181* " J •
% decrease in T = (1 - ^  ) 100 = 9. 6%
[l+ ^ ^  ^ ] =
For a 14. 3% decrease in I :C/
T = 0.32 (5.55x1.143) 1 x 105 |1+
 c "'' 1y|Q I =226
increase
4. Effect of Changes in Vy4 on T. -
The following measurements were made on the breadboard model:
VVR4 % Change VyR4 T_ AT^s % Change AT
5.2 -7 195 5. 6 -9.7
5.6 0 215 6.2 0
6 .0 7 230 7 .2 . . +16
F-4
-0. 7% >
(0.
~0. 97%
}
- 24%
APPENDIX G
MULTIVIBRATOR DELAYED TURN ON ANALYSIS FOR TTL SN541.24 AND
CAPSTAN BRAKE DRIVER TRANSISTOR HEAT TRANSFER
APPENDIX G
1. TTL SN 54121 One-Shot Delayed Turn on Analysis. -
The turn on of a TTL S/N 54121 one-shot multivibrator can be delayed so as
to fire on power turn-on, by adding the input network shown in Figure G-l. When
Vcc is applied, the one-shot sees a "low" at pin 5 until the voltage across C charges to
the ''!" threshold (1.0 to 1.8 volts over 0°C to 60°C range). The turn-on time of the
one-shot can only be calculated to lie somewhere within the extremes of two separate
charging equations. The minimum charging time equation assumes that the input
transistor of the one^shot is always in its active region until the one-shot fires
(see Figure G-2). The maximum charging equation assumes that the charging net-
work is isolated from the input transistor of the one-shot, (i.e., that the base-to-
emitter diode is always reverse biased or turned off) as capacitor C charges (see
Figure G-3). The true charging condition will always lie somewhere between these
extremes; however, it is impossible to predict exactly where. A pure solution would
require previous knowledge of the input base to emitter diode non-linearity.
The minimum charging time for Vb to rise to a logical "1" threshold and fire the one-
shot, can be derived from the expression for Vb(t) which is,
Vb(t) -
R1RF + R1R2
1 - e
R1R2 C RF (1)
where
Vcc(t) = Vcc [l - e~ J (assuming that Vcc rises from 0V to Vcc
with an RC time constant of 2 milliseconds).
V • =• Forward base-emitter voltage drop within one-shot
(see Figure G-2) ' .
For t, conditions are
Vcc, Vf, Vb, C, R^ R2, Rf
Vcc, V , V, C , R R- , R
G-l
for A12-Z18 one-shot
/2210 .
Rl = <21050hmS
T> /3226 .
R2 = <30930hmS
5 4Vcc = < ' volts
,,
 X0.90 @ 0 ° C • .
Vf = <O r 56<g>60°C V O l t S
= .2100
f S1900
_
 = 5.66uF @ 0 ° C
^3.88 uF @ 60°C
v b = < . .V1.0V @60°C
Substituting constants into equation (1) and solving explicity for t we get,
1.9ms ^ t § 3.9ms (2)
The maximum charging times for Vb to rise to a "1" threshold can be derived
from the expression for Vb (t) derived with the aid of Figure G-3. This expression
i s
' ' ' ' " ' ' . - ' . - .
 ;
R VCC r- -|p -
where
«E • ^ili r\_ T x\
for_t, conditions are
R , Vcc, R RE, C
z i —
for E, conditions are
R2, Vcc, RI( RE, C
G-2
Figure G-l. taput Network
~i«Zfss
s;
Figure G-2. Minimum Charging Time Network
Figure G-3. Maximum Charging Time Network
G-3
Substituting constants into equation (3) and solving for t we get,
2.75ms ^ t ^ 7.9ms (4)
Utilizing the results of (2) and (4) then, the time required to fire Z18 from
power turn on is expressed as Td where, over worst case extremes,
1.9ms ..« Td ^ 7.9ms , .. . . .. ,; (5)
2. Analysis of TTL SN54121 One-Shot Delay Shortening as a Function of
Trigger Time After Power Turn-on. -
If Vcc is applied to the HW and la) Start/Run timer as a step function (see
Figure G-4), external timing capacitors C4 and C5 will charge to Vcc-Vf, where Vf
is a saturated forward base-to-emitter voltage drop. When Vcc is applied, the
positive terminals of the charging capacitors will charge to +3.5 volts via the dotted
line path shown in Figure G-5. At this point Ql will be turned off, and charging will
continue to the final voltage of Vcc-Vf via the dot and dashed path shown.
While the timing capacitors are charging from 0 to +3.5 volts, the series
charging resistance may be given as RT where, from Figure G-5,
R x 530 + 80VM (1)
where
R is the emitter output impedance of Ql
(Given by the manufacturer as 70 ohms).
Rd is the dynamic forward resistance of the Q2 base-to-emitter
diode.
With regard to equation (1), the tolerance of the 80 ohm resistor will be no
worse that of the internal timing resistor, which is given by the manufacturer as
+3% at 60°C. If this figure is allowed to double to 6%, so as to take aging into con-
sideration, the maximum value of the 80 ohm resistor will be approximately 85 ohms.
This is a reasonable figure based on minimum h considerations.FE
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cc
Figure G-4;
Vcc
Figure G-5.
It is difficult to predict the dynamic resistance of the base-to-emitter
junction of Q2. However, realizing that Q2 i_s in saturation should enable one to
employ the simple diode equation:
— kT iRd « — • —q le
0.0286 • — @ 60°Cle
(2)
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where,
Vcc - VCE(SAT)
le =
= 4.6 -0.2*
4640
= 0.95 mA
Substituting this value into equation (2) yields Rd = 30 ohms.
If all resistance constants are applied to equation (1), then
R = 62 + 85 + 30 = 177 ohms
Thus, for the 0 to +3.5 volt region (with Vcc = 5.0 volts), Ct is charging
through a maximum series resistance of approximately 177 ohms. From 3.5 volts
to Vcc-Vf, CT is charging through a maximum series resistance of 500 + 85 + 30,
or 615 ohms. The pre-firing charging sequence for Crp is then as shown in Figure G-6
below.
The equations shown assume that Vcc is applied as a step function.
Actually it rises linearly in 2 ms. Since 2ms «the charging time
of GX, the step function assumption is valid.
Figure G-6.
*From typical curves
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If the Vcc" charging equation shown in Figure G-6 is ignored, and it is
assumed that charging takes place solely via the Vcc' equation, the firing of the one-
shot causes the timing capacitance CT to charge as shown in Figure G-7.
Ife'-!/*.-
to f*C (Note that Td is the one-shot period.)
Figure G-7.
For any capacitor charging between limits of V (initial) to V (final),
V = V (Final) - [v (Final) - V (Initial)] e
CT
From Figure G-3
V (final) = -Vcc
V (initial) = Vcc1 - V
substituting (4) and (5) into (3),
V = -Vcc - (V. - Vcc - Vcc')
(3)
(4)
(5)
(6)
If firing occurs in the interval OS t ^ t (see Figure G-6),A.
r -t'/177CL
Vcc' =' (Vcc - V )
l
J (7)
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Substituting equation (7) into equation (6),
. • • ' . • ' j
V = -Vcc -
CT
V - Vcc - (Vcc
r -t'/177C 1
-V f) [ l -e TJ
-t/RTC
(8)
Where
t' '= time from t = 0 until one-shot fires.
t = Capacitor discharge time starting from time at which the
one-shot fires.
With respect to Figure G-7, it will be noted that the one-shot time delay
expires when
Where,
Vc = Vce - Vf
Vf = Vbe (Sat)
Vce = Vce (Sat)j
Of transistors within the integrated circuit.
It is assumed that VCE < < Vf, and that td » t', then substitution into
equation (8) yields
-V - -Vcc - V - Vcc - (Vcc - V )
I"
[l-
-t'/mc -td/R C
e . (9)
where
td - Actual one-shot time delay.
Solving equation (9) for td in terms of t' yields,
-t'/177C,
td = Ln
I"  I1
[2 - e J (10)
If we return to consideration of the HW and luo Start/Run timer specifically,
and assume three cases—i.e., C^RT* C-fRT and CTRT (nominal) it will be possible
to obtained three plots of td vs t' using equation (10) above.
Note the similarity between this equation and the one given by the manufacturer (which
assumes that Ct is fully charged before firing). The equation given by the manufacturer
is td - RTCT In 2.
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. Case I (CTRT) CT - 290uF, RT = 32,250 ohms
Solving equation (6) for t' = T (i.e., point at which Vcc' = Vcc-2V ).
A f
Vcc -2V = (Vcc - V )
from which,
-TA/177CT"
, met1 - e
[Vcc - V T"~V~JTA = 177 CA
= 98.0 milliseconds
Thus TA =,98 milliseconds establishes the maximum useable limit of the curve
to be plotted for Case I. By substituting values for t' from 0 to 98 ms into equation (10),
points are obtained for plotting the Case I curve shown in Figure G-8.
Case II C^R,,, C_ = 199 uF, RT =. 31,000 ohms
' T T 1 —
T = 177 x 199 x 10-6 x 1.91 (Using equation 11)
*».
= 67.2 ms ' .
Assuming values for t1 from 0 to 67.2 ms in equation (10) yields the Case II
curve shown in Figure G-8.
Case III CTR (Nominal) CT = 24uF, R = 31,600 ohms
T = 177 x 240 x 10-6 x 1.91 (using equation 11)
= 81 ms ,
Assuming values for t1 from 0 to 81 ms in equation (10) yields the Case III
curve shown in Figure G-8.
In order to substantiate the calculated curves, a typical randomly selected
SN54121 chip was tested at room temperature in the laboratory. The results of
these tests are shown by the dotted line plot in Figure G-8. Note that this plot closely
approximates the nominal value curve (Case III).
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Figure G-8. TTL SN54121 Analysis (T vs. Trigger Time After Power On)
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With respect to the curves shown in Figure G-8 it is apparent that, in order to
guarantee a minimum time delay (Td) of 3.5 seconds, the HW and leu one-shot should
not be fired until at least 52 milliseconds have elapsed after power turn-on. This 52
millisecond delay requirement establishes the minimum allowable period of power-on
sub-sequence 3.
3. Analysis of Heat Transfer via Conduction for Capstan Brake Driver Transistor. -
a. Conductive Heat Transfer via Direct Contact between Transistor Base
and Printed Circuit Ground Plane Copper (see Figure 4-158). - Since the collector
of Q7 is at ground potential and imvardly connected to the transistor case, it would be
possible to promote heat transfer via conduction by mounting the transistor flat oh the
copper clad printed circuit board — leaving only clearance for the base and emitter
leads (see Figure G-9).
Figure G-9.
The area of contact between the transistor case and the ground plane, A ,
, contactis given by:
A = A - A
contact xsistor Base clearance for base and emitter leads
A ' = (0.335)2 = 0.088 in2
xsistor Base
A . ' • • .
 2 x <»^)2 . 0.002 in2clearance for 4
base and
emitter leads
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Thus
A , = 0.088 - 0.002
contact
' = 0.086 in2
The length of the conduction path from junction to copper is 0.035 in. as shown
in Figure G-9, and the thermal conductivity of the base material (KOVAR) is 0.494
watts/°C - IN. The thermal resistance can thus be calculated from the relation:
where
AL = 0.035 in.
A = Area of Contact = 0.086
K = Thermal Conductivity of Kovar
Thus
9CS - °C/mW
= 0.00082 °C/mW
Using the relation,
(2)
where
T = Transistor Junction TemperatureJ
T = Sink Temperature of Copper = 68°C (measured)
P = Maximum Dissipation of Capstan Brake Driver Transistor
Q7, =286 milliwatts
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0 = Thermal Resistance (junction to case), given as 0.0175°C/mW
" JC-: - . . - . - • .
6
 0
 =
 Thermal Resistance (case to sink), .calculated above asCS 0.0008°C/mW
Substitution of values yields a maximum junction temperature of 73.2°C. This
temperature is well below 110°C, which is the allowable junction temperature.
b. Heat Transfer Via Thermally Conductive Polyurethane Adhesive. - Since
the design of the printed circuit board on which the capstan brake driver is mounted
has been finalized with Q7 separated from the cleared board via a transistor spacer
(see Figure G-10), it would be possible to "sink".the transistor case simply via a
thermally conductive adhesive.
M . " i v , f
,' i.,v;fezZZ2ZZZZZZZ2Z2
Figure G-10.
The area. of.-contact between the adhesive and the transistor-case is, A , where,
A - O.G.TT (0.305) x 0.200
= 0.115 in2
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The effective length of the path between the case and the copper ground plane is
the mean path length L, where, with reference to the exploded view in Figure G-10,
L = 0.05+
where
and
'= 0.05 + 0.157 <
= 0.207 in ;
Thus,
- 1 L 0.207 _
6CS = £X = 0.0128x0.115
L = 0.207 in
A .= 0.115,in2
K = Thermal conductivity of adhesive = 0.0128 watts/°C in.
0 ' = Thermal resistance of adhesive pathCS
9 " = - r - , ' =
CS K A
' 0 .494X2X10 ' 4
where
Lr = length of transistor collector lead = 0.125 in
-4 2A1 = cross sectional area of collector lead = 2 x 10 in
K = Thermal conductivity of lead = 0.494 watts/0 C in
6_0" = Thermal resistance of collector lead soldered to ground plane
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Thus, there are two paths in parallel and the total effective thermal resistance
is 9 „, whereCS
fl ' fl "6cs ecs
o CS 9 ' + 9 "CS CS
= 0.127 °C/mW
The total thermal resistance of conduction is therefore
ejs = ejc+ ecs
= 0.0175 + 0.127
0.144 °C/mW
The final junction temperature will then be
TJ= TS + ?9JS
= 68 + 286 x 0.144
= 109.2°C
Thus, if the adhesive coverage is made as shown in Figure G-10, the maxi-
mum allowable transistor junction temperature will not be reached.
Recommended Component Changes. -
a. Sync Speed Detector Module (A9)
Change: C4 from CK06BX105K Capacitor, Cer. ,
1 uf ± 10%, 50V
to CK06BX684K Capacitor, Cer.,
68 uF ± 10%, 50V
C6 from 8150547-41 Capacitor, Tant. ,
4.7uF ± 10%, 50V
to 8150547-17 Capacitor, Tant. ,
12 uF ± 10%, 25V
C9 from CKR06BX103KP Capacitor, Cer. ,
0. 01 uf ± 10%, 100V
to CKR05BX102KP Capacitor, Cer. ,
0. 001 uF ± 10%, 100V
CIO from CSR13C396KP Capacitor, Tant.,
39 uF ± 10%,10V
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Change: to KG39J10KPS (KGMGT)
C13 from 8150547-16
to T230C826J015PS (KGMGT)
C14, from 8150547-11
C15
to T230B186J015PS(KGMGT)
C23 from CSR13D186KP
to KG18J15DPS(KGMGT)
R3 from RCR07GF472JP
to RCR07GF473JP
R5 from RNR55C2002FP
to RNR55C1472FP
R7 from RNR55C2372FP
to RNR55C3482FP
RIO from RCR07GF102JP
to RCR20GF122JP
Rll from RCR07GF333JP
to RNR55C2372FP
Capacitor, Tant.,
39 uF ± 5%, 10V
Capacitor, Tant.,
82 uF ± 10%, 15V
Capacitor, Tant.,
82 uF ± 5%, 15V
Capacitor, Tant.,
18 uF ± 10%, 15V
Capacitor, Tant.,
18uF ± 5%, 15V
Capacitor, Tant.,
18 uF ±10%15V
Capacitor, Tant.,
19 uF ± 5%, 15V
Resistor, Camp.,
4. 7k ± 5%, 1/4W
Resistor, Comp.,
47k ± 5%, 1/4 W
Resistor, Film,
20.0k±l%, 1/10 W
Resistor, Film,
14.7k ± 1%, 1/lOW
Resistor, Film,
23. 7k ± 1%, 1/lOW
Resistor, Film,
348k ± 1%, 1/lOW
Resistor, Comp.,
Ik ± 5%, 1/4W
Resistor, Comp.,
1. 2k ± 5%, 1/2W
Resistor, Comp.
33k ± 5%, 1/4W
Resistor, Film,
23. 7k ± 1%, 1/lOW
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Change: R12 from RCR07GF103JP
to RNR55C3161FP
R13 from RCR07GF104JP
to RNR55C3162FP
R16 from RCR07GF103JP
to RNR55C8251FP
R17 from RCR07GF332JP
to RNR07GF102JP
R21
R22
R24
R28
from RCR07GF472JP
to RNR55C3481FP
R30
R40 from RCR07GF472JP
to RNR55C4221FP
VR1 from JANTX1N753Z
to JANTX1N756A
b. Control Module (ALL)
Change; C4, from CSR13C127KP
C5
CIO from CSR13B186KP
to KG18J15DPS(KGMGT)
Resistor, Comp. ,
10k ± 5%, 1/4 W.
Resistor, Film,
3.16k ± 1%, 1/10W
Resistor, Comp.,
100k ±5%, 1/4W
Resistor, Film,
31. 6k ± 1%, 1/10W
Resistor, Comp.,
10k ± 5%, 1/4 W
Resistor, Film,
8. 25k ± 1%, 1/10W
Resistor, Comp.,
3. 3k ±5%, 1/4W
Resistor, Comp.,
Ik ± 5%, 1/4 W
Resistor, Comp,
4. 7k ± 5%, 1/4W
Resistor, Film,
3.48k ±1%, 1/10W
Resistor, Comp.,
4. 7k ± 5%, 1/4W .
Resistor, Film,
4. 22k ± 1%, 1/10W
Diode, Zener 6.2V
Diode, Zener 8.2V
Capacitor, Tant, .
120 uF ± 10%, 10V
to KG120J10DPS(KEMGT) Capacitor, Tant. ,
120 uF i 5%, 10V
Capacitor, Tant. ,
18 uF ± 10%, 15V
Capacitor, Tant. ,
18 uF ± 5%, 15V
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Change: R4
R5
R7
Rll
R12
R15
from RCR07GF472JP
to RNR55C3481FP
RIO from RCR07GF472JP
to RCR07GF153JP
c. Cycler Module (R12)
Change: CIO from 815054741
to T230B475J0500PS(KGMGT)
Cll from CSR13C826KP
to KG82J10DPS(KGMGT)
R15 from RCR07GF103JP
to RNR55C1002FP
R28 from RNR55C3012FP
to RNR55C3162FP
R29 from RCR07GF472JP
to RNR55C4641FP
R30 from RCR07GF103JP
to RCR07GF562JP
Resistor, Comp.,
4. 7k ± 5%, 1/4W
Resistor, Film,
3.48k ± 1%, 1/lOW
Resistor, Comp. ,
4. 7k ± 5%, 1/4W
Resistor, Comp.,
I5k±5%, 1/4 W
Capacitor, Tant.,
4. 7 uF ± 5%, 50V
Capacitor, Tant.,
4.7uF ±5%, 50V
Capacitor, Tant.,
82 uF ±10%, 10V
Capacitor, Tant.,
82 uF ± 5%, 10V
Resistor, Comp.,
10k ±5%, 1/4W
Resistor, Film,
10k ± 1%, 1/10W
Resistor, Film,
30. Ik ± 1%, 1/10W
Resistor, Film,
31. 6k ± 1%, 1/lOW
Resistor, Comp.,
4. 7k ±5%, 1/4 W
Resistor, Film,
.4..64k±.l%, 1/lOW
Resistor, Comp.,
10k ± 5%, 1/4W
Resistor, Comp.,
5. 6k ± 5%, 1/4W
G-18
Change: R3l from RCR07GF102JP
to RNR55C2151FP
R34 from RCR07GF473JP
to RNR55C1002FP
R35 from RCR07GF472JP
to RNR55C1961FP
R37 from RCR07GF272JP
to RNR55C2611FP
R38 from RCR07GF223JP
to RNR55C2612FP
R39 from RCR07GF472JP
to RNR55C1002FP
R40 from RCR07GF102JP
to RNR55C6811FP
R42 from RCR07GF223JP
to RNR55C2152FP
R43 from RNR55C2152FP
to RCR07GF752JP
Resistor, Comp. ,
Ik ± 5%, 1/4 W
Resistor, Film,
2.15k ±10%, 1/10W
Resistor, Comp. ,
47k ± 5%, 1/4W
Resistor, Film,
10k ± 1%, 1/lOW
Resistor, Comp.,
4. 7k ± 5%, 1/4W
Resistor, Film,
1.96k±l%, 1/1QW
Resistor, Comp.,
2. 7k ± 5%, 1/4W
Resistor, Film,
2.61k ±1%, 1/10W
Resistor, Comp.,
22k ± 5%, 1/4W
Resistor, Film,
26. Ik ± 1%, 1/10W
Resistor, Comp.,
4. 7k ±5%, 1/4 W
Resistor, Film,
10k ± 1%, 1/10W
Resistor, Comp.,
Ik 6 5%, 1/4W
Resistor, Film,
6. 81k ± 1%, 1/lOW
Resistor, Comp.,
22k ± 5%, 1/4W
Resistor, Film,
21. 5k ± 1%, 1/lOW
Resistor, Film,
21. 5k ± 1%, 1/lOW
Resistor, Comp.,
7. 5k ± 5%, 1/4W
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Change: R45 from RCR07GF103JP
to RCR07GF392JP
R47 from RCR07GF102JP
. '
; U :
 to RNR55C3161FP
R49 from RCR07GF103JP
, to RNH55C1002FP
R50 from RCR07GF153JP
to RNR55C1472FP
R51 from RCR07GF472JP
\
to RNR55C2371FP
4. Command Module (A13)
Change: C15 from 8150547-22
to T230B825J035PS(KGMGT)
C17 from CKR06BX104KP
to CKR05BX103KP
CIS, from 8150547-20
C14
to T230C476J025PS
Resistor, Comp.,
10k ± 5%, 1/4W
Resistor, Comp.,
3.9k ± 5%, 1/4W
Resistor, Comp.,
Ik ± 5%, 1/4W
Resistor, Film,
3.16k ± 1%, 1/10W
Resistor, Comp.,
10k ± 5%, 1/4W
Resistor, Film,
10k ± 1%, 1/10 W
Resistor, Comp.,
15k ± 5%, 1/4W
Resistor, Film,
14. 7k ± 1%, 1/10W
Resistor, Comp.,
4. 7k ± 5%, 1/4W
Resistor, Film,
2. 37k ± 1%, 1/10W
Capacitor, Tant.,
8. 2 uF ± 10%, 35V
Capacitor, Tant. ,
8. 2 uF ± 5%, 35V
Capacitor, Cer.,
0.1 uF ± 10%, 100V
Capacitor, Cer. ,
0. 01 uF ± 10%, 100V
Capacitor, Tant. ,
47 uF ± 10%, 25V
Capacitor, Tant. ,
47 uF ± 5%, 25V
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Change: C19 from 8150547.-7 .
to T230B396J010PS
Rl from RCR079F103JP
to RNR55C6811FP
R41 from RNR55C7501FP
to RNR55C1102FP
R54 from RCR07GF972JP
to RNR55C3481FP
R56 from RCR079F330JP
to RCR079F271JP
Capacitor, Tant.,
39 uF ± 10%, 10V
Capacitor, Tant.,
39 uF ± 5%, 10V
Resistor, Comp. ,
10k ± 5%, 1/4W
Resistor, Film,
6. 81k ± 1%, 1/10W
Resistor, Film,
7.5k ± 1%, 1/10W
Resistor, Film,
Ilk ± 1%, 1/10W
Resistor, Comp. ,
4. 7k ± 5%, 1/4W
Resistor, Film,
3.48k ±1%, 1/iOW
Resistor, Comp. ,
33 OHMS ± 5%, 1/4W
Resistor, Comp.,
270 OHMS ± 5%, 1/4W
G-21/G-22

1. Introduction
The ERTS Wideband Video Tape Recorder (VTR) electronic circuits have been
analyzed based on the system working environments, operating life and storage require-
ments. Selection of the critical circuit elements to be analyzed.depended primarily
upon engineering judgment, taking into account the basic circuit function in relation to
overall system performance specifications.
Applicable Mil Specs were used in the determination of worst case component
tolerances. In presenting the analysis final report, standard symbols and recom-
mended IEEE abbreviations have been used.
1.1 List of Symbols
The symbols given below are those generally accepted by the electronics and
electrical industries. A more detailed listing appears in MIL-S-19500E, Appendix B.
1.1.1 Transistor Symbols. -
B V Breakdown voltage • - . . . -
NF . . . . . . Noise figure
Rg ....... Internal resistance of the generator
T • ..... Ambient temperatureA .. • •
T Case temperature
o
t Delay timed
t Fall time
T Junction temperatureJ
t . . . . . . Turn-off time
off
t . . . . . . Turn-on time (tr + t )
on d
T . . . . . . Operating temperature
op , • . • '
t Pulse time
P
t Rise time .
r
t Storage time
s
T Storage temperature
sig
A (Delta) An increment of change in the value of the indicated
variable
B, b Base terminal
BV ... Breakdown voltage, collector to base, emitter openCBO
H-l
BV_.-,0 .... Breakdown voltage, collector to emitter, base open\^ iLi \J
BV_T,._(sus). . Breakdown voltage, collector to emitter, sustained
BV ,_,_.„ ..... Breakdown voltage, collector to emitter, with specified
C-«il(X\
resistance between base and emitter
BV__0 ..... Breakdown voltage, collector to emitter, with base short-
C.CjQ ' •
circuited to emitter
BV ~. ..... Breakdown voltage, collector to emitter, with specified
circuit between base and emitter
.... Breakdown voltage, emitter to base, collector open
"
C, c ...... Collector terminal
C. ...... Input capacitance (common base), output short circuited
IDS ' •
C.. ...... Input capacitance (common base), output open-circuited
C ....... Input capacitance (common emitter), output short circuitedies
C . . ..... Output capacitance (common base), input open circuited
E, e ...... Emitter terminal
L .. I ,. . . . Small-signal short-circuit forward-current transfer-ratio
nib °°b .
cutoff frequency (common base)
f ,
 f > f .... Small-signal short-circuit forward-current transfer-ratiohie °°e *
cutoff frequency (common emitter)
f ...... Maximum frequency of oscillationmax . . ^ . J
f ........ Extrapolated unity gain frequency (gain bandwidth product)
I
Static transconductance (common emitter)
g . . . . . . . Small-signal transconductance (common emitter)
G ....... Large-signal average power gain (common base)
G ....... Small-signal average power gain (common base)
Large-signal average power gain (common emitter)
G ....... Small-signal average power gain (common emitter)pe
h _ ....... Static value of the forward current transfer ratio (common base)FB
h., ..... ... Small-signal short-circuit forward-current transfer ratio
(common base) ;
h _ ....... Static value of the forward current transfer ratio
(common emitter)
h. ....... Small-signal short-circuit forward current transfer ratio
(common emitter)
| hf I ...... Magnitude of common-emitter small-signal short-circuit
forward-current transfer ratio
h ....... Small-signal value of the short-circuit input impedance
(common base)
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h. ....... Small-signal value of the short-circuit input impedance
. (common emitter) • .
h ...... Small-signal value of the open-circuit output admittance
(common base) .
-h . . . . . . Small-signal value of the open-circuit output admittance
(common emitter) • ' ' " ' . ' ' " , ' " ' .
h ...... Small-signal open-circuit reverse-voltage transfer ratio
(common base)
h ..... ... Small-signal open-circuit reverse-voltage transfer ratio
(common emitter) ''/
IT, ...... « Base Current (d.c.)
-D • ' -"• • • . • • ' . . ' ; • . - . ' • ' i' • ' . ' .
i, . . ..... Base current (instantaneous)b
I,-, ........ Collector current (d.c.)
O ' . . - • . ' * ' • ' . • ' . .
i .; ..... Collector current (instantaneous) : . :
C*
I_ ..... Collector cutoff current (d.c.), emitter openCBO
Collector cutoff current (d.c.), base open
I
 R ..... Collector cutoff current (d.c.), with specified resistance
between base and emitter
I ..... Collector cutoff current (d.c.) with specified circuitC-hiX. ... , , ... ' • • . •between base and emitter
I . .... Collector cutoff current (d.c. ), with base short-circuited
. CES , .ij.to emitter
I,-, . . . . . . . Emitter current (d.c.)
Jlj '-
I ..... Emitter cutoff current (d.c.), collector openEBO
P ...... Collector power dissipation\s .
P ..... . Total power dissipation
 ;
R ...... External base resistance
r, ..... . . Base spreading resistance ...b
R ...... External collector resistance
O . '
r _(sat) . . . Collector to emitter saturation resistanceCE .
R ...... External emitter resistance
..
Real part of the small-signal short-circuit input impedance
Rg ..... . . Generator resistance
V-.., ..... Base to emitter voltage (d.c.)Brj
V__(sat). . . Base to emitter saturation voltageBE
V ...... Collector to base voltage (d.c.)
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V D.c. open-circuit voltage (floating potential) between the
collector and base, with the emitter biased in the reverse
direction with respect to the base
v
^,n^ Collector to base voltage (static), emitter openCBO " .
V__, Collector to emitter voltage (d.c.)CE • . ... , • . ,
V^r^ Collector to emitter voltage (static), base openCEO . "
V Collector to emitter voltage (f.m.s.)
c e • ' • ' • : > • • • . • • • '
v Collector to emitter voltage (instaneous)
CG - •
V ^(sat) Collector to emitter saturation voltageCE .
V___ Collector to emitter reverse voltageC E R . . - . • , . • . . - . - • ' •
V Emitter to base voltage (d.c.)E B . . . , . - '
V Emitter to base voltage (r.m.s.)
eb .
 : • .,.-,. . • • . • ? . . ' • • . ' . ••. ,. • , •
v Emitter to base voltage (instantaneous)
eb
V , D.c. open-circuit voltage (floating potential) between the
emitter and base, with the collector biased in the reverse
direction with respect to the base.
Emitter to base voltage. (static), co
Emitter to collector voltage (d.c.)
V _ llector openEBO
V^ 'EC
V , D.c. open-circuit voltage (floating potential) between the
emitter and collector, with the base biased in the reverse
direction with respect to the collector
V „, Reach through voltageRT
6 Thermal resistance
6
 A Thermal resistance, junction to ambientJ-A
9 Thermal resistance, junction to caseJ— C
1.1.2 Diode Symbols -
Breakdown Voltage Regulation (ABV). - The breakdown voltage between two specified
values of reverse current measured in the breakdown region of the V-I characteristic.
Forward Current (Ip). - Forward current is the current that flows through the semi-
conductor diode in the forward direction.
Forward Direction. - The forward direction is the direction of easy current flow
(conventional) through the semiconductor diode.
Forward Voltage (Vp). - Forward voltage is the voltage drop which results from the
flow of forward current through the semiconductor diode.
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Large-signal Breakdown Impedance (BZ). - The large-signal breakdown impedance is
the ratio of the change in breakdown voltage (ABV) to the corresponding change in
reverse current (AI ).R
Large-signal Forward Impedance (Zp). - The large-signal forward impedance is the
ratio of the change in forward voltage (AVp) to the corresponding change in forward
current (Alp).
Limits, Major and Minor. - Several diode specifications use the concept of major and
minor limits for certain parameters. While exceeding the minor limit is cause for unit
and possible lot rejection, circuit design should be to major limits to reduce degrada-
tion effects. .
Power Rectification Efficiency (PRE). - The power rectification efficiency is the ratio
of the d.c. output power to the a.c. input power in the rectifier circuit specified in the
detail specification.
Forward Recovery Time (ifr). - The forward recovery time of a diode is defined as
that time measured between the instant of current reversal from reverse to forward
and the instant at which the forward condition specified is reached.
Reverse Recovery Time (trr). - The reverse recovery time of a diode is defined as
that time measured between the instant of current reversal from forward to reverse
and the instant at which the specified reverse condition is reached.
Rectification Efficiency (RE). - The rectification efficiency is the ratio, expressed
as a percentage, of the d.c. load voltage to the peak a.c. input voltage in a half-
wave rectifier circuit.
Reverse Current (!R). - The reverse current is the current which flows through a
semiconductor diode under conditions of applied reverse voltage.
Reverse Direction. - The reverse direction is the direction of greater static resis-
tance to conventional current flow through the semiconductor diode.
Reverse Voltage (VR). - The reverse voltage is the voltage applied in the reverse
direction to a semiconductor diode.
Saturation Current (Is), - The saturation current is the d.c. reverse current which
flows through the semiconductor diode under the reverse voltage conditions specified
in the detail specification (normally 80 percent, or less, of BV).
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Small Signal Breakdown Impedance (bz). - Small signal breakdown impedance is the
ratio of the a. c . voltage to the a. c. current in the breakdown voltage region of the
V-I characteristic, under the test conditions specified.
Small Signal Forward Impedance (zf). - The small signal forward impedance is the
ratio of the a.c. voltage to the a.c. current in the forward bias region of the V-I
characteristic, under the test conditions specified.
Temperature Coefficient of Breakdown Voltage (TCBV). - The temperature coefficient
of breakdown voltage is the percentage change in breakdown voltage per degree centi-
grade rise in junction temperature of the semiconductor diode above the given junction
temperature under the test conditions specified. .
1.1.3 Coil Symbols. -
R - winding resistanceL •
1.1.4 Supply Symbols. -
V = -24.5V primary
V = +5. 6V
= -8V
v = +22V
4
V = -22V
• o
1.2 Applicable Specifications
a. MILITARY
MIL-S-19500 . Semiconductor Devices
MIL-R-11 Resistors, Fixed, Composition
MILrR-26 Resistors, Fixed, Wirewourid .
MIL-R-93 Resistors, Fixed, Wirewound (Accurate)
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MIL-R^10509 Resistors, Fixed, Film (High Stability)
MIL-R-11804 Resistors, Fixed, Film (Power Type)
MILr-R-18546 Resistors, Fixed, Wirewound Power
MIL-R-22097 Resistors, Variable Non Wirewound
MIL-R-22684 Resistors, Fixed, Film, Insulated
MIL-T-27 Transformers
MIL-R-27208 Resistors, Variable, Wirewound (Lead Screw)
MIL-R-55182 Resistors, Fixed, Film, Established Reliability
MIL-R-30095 ^ Resistors, Fixed, Wirewound, (Accurate)
Established Reliability
MIL-R-39007
MIL-R-39009
MIL-R-39015
MIL-R-39017
Resistors, Fixed, Wirewound (Power Type)
Established Reliability
Resistors, Fixed; Wirewound, (Power Type
Chassis Mt.), Established Reliability
Resistors, Variable, Wirewound, (Lead Screw
Act), Established Reliability
Resistors, Fixed Film (Insulated) Established
Reliability
MIL-C-17 Cables, Coaxial, RF
MIL-C-20 Capacitors, Fixed, Ceramic Dielectric (TO)
MIL-C-10950 Capacitors, Fixed, Mica Dielectric (Button)
MIL-C-11015 Capacitors, Fixed, Ceramic, Dielectric
(Gen Purpose)
MIL-C-14409 Capacitors, Variable (Piston Type)
MIL-C-27287 Capacitors, Fixed, Plastic Dielectric
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MIL-C-39001
MIL-C-39003
MIL-C-39006
MIL-C-39014
MIL-C-55514
Capacitors, Fixed, Mica Dielectric Established
Reliability
Capacitors, Fixed, Electrolytic, Tantalum,
Solid-Electrolyte, Established Reliability
Capacitors, Fixed, Electrolytic, (Non-solid
electrolyte), Tantalum, Established Reliability
Capacitors, Fixed, Ceramic Dielectric, (General
Purpose), Established Reliability
Capacitors, Fixed, Plastic for Metallized Plastic)
Dielectric, Direct Current, In Non-Metallic Cases
b. RCA GCS
1.3 Notation
Preconditioning Requirements for Electronic Parts
a. Symbols including an n refer to specific part numbers.
For example, I is the collector current for Q .
en n
b. An overline indicates a maximum limit (I ).
c
c. An underline indicates a minimum limit (I ).
2. General Specifications
2.1 ERTS System
2.1.1 Temperature. - The ERTS Transport Unit (pressurized) and Electronic Unit
(vacuum) environmental temperature range is 0°C to +46°C. An additional 15 °C in-
ternal temperature rise has been allowed due to radiant heat build-up; therefore,
the minimum overall design range is 0°C to +61 °C.
2.1.2 Aging. - Electrical component degradation due to aging is based on a one year
orbital life and two year shelf life. In general, component degradation due to shelf life
will be negligible if the system is stored at room temperature, and if temperature
cycling is minimized.
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Stor-age temperature is especially critical for Tantalum Foil Electrolytic
Capacitors, where the recommended storage temperature with no voltage applied
is -55.°C to +40°C. A 10,000 hour lifetime (approximately 1.14.years continuous
operation) has been used for component derating. When sufficient data is available,
however, semiconductor end of life derating should be used. Since the actual VTR
operating time will be much less than 10,000 hrs. this aging period is considered to
be very conservative.
2.1.3 Primary Power. - The primary supply tolerances are summarized in Table H-l,
The following primary power supply specifications are assumed to be measured at the
VTR input connector. In other words, it is anticipated that line and relay contact
losses are negligible, or will be compensated for at the spacecraft power source.
a. Steady State Operation. - The spacecraft power supply provides -24.5 :
±2 percent regulated dc power. Peak current changes (including both
increasing and decreasing currents) must conform to the minimum •
allowable rise time vs current step shown in Figure H-l. This is the ;
minimum current rise time vs current step shown in Figure H-l. This
is the minimum current r.ise time that can occur without a loss of regu-
lation on the regulated power bus.
b. Failure Mode Operation. - Although the VTR is not expected to meet
system performance specifications during a failure mode, no compo-
nent degradation due to overvoltaige or excessive power dissipation is
permitted. . . . .
1. Transients. - If a regulator malfunctions, the regulated bus
voltage drops to the battery tap voltage (-18 V) or rises as high
as 39V during the time (>=» 35 ms) the redundant regulator is
switched in.
2. Steady State. - During a primary voltage regulator failure, the
regulated bus voltage may shift to any level from -20 to -34 -. 5 Vdc.
These level changes may be long enough in duration that they
must be considered steady state for purposes of component stress
. . analysis.
2.1.4 Voltage Protection Circuit. - The system primary voltage variation is limited
to-24.5 ±10% volts by the voltage protection circuit. To avoid unnecessary^^ shut-
down due to uiidervoltage transients, a delay of approximately 50-75 ms (worst case
maximum is 321 ms) is permitted before the recorder is disconnected from the pri-
mary supply. During an overvoltage condition, however, the voltage protection cir-
cuit immediately disconnects the recorder from the power source; the only delay is
due to a 12 ms maximum accumulation of relay activation times. In order to protect
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TABLE H-l. PRIMARY AND CONVERTER POWER SUPPLY TOLERANCES
Item
Nominal Voltage
Operating Mode
Characteristics:
Initial Tolerance
Temperature Tolerance
(0°to65°C)
Overall Voltage range
Ripple - 20 kHz (pp)
Noise -100 Hz to
1 MHz (pp)
Feedback Voltage (pp)
Allowable Current
loading step 0-2A
2-14A
Failure Mode
Characteristics :
Transient Voltage - 35 ms
- 12 ms
Continuous at 35 °C
Primary
-24.5
±.5V
-25.0
to
-24.0
250mV
50mV
0.01ms
1.4ms/A
18 - 39V
20 - 34.5
DC Supplies
+5.6
±0.3V
±0.1V
5.2 - 6.0
50mV
4
7.4
4.7 - 6.5
±8.0
•- •
±0.5V
±0.1V
7.4-3.6
50mV
6
13
6.7 -9.3
±22.0
±1.0 V
±0.2V
.20.8 - 23.2
50mV
16
36
19.1 - 25
Failure Mode assumes Voltage Protection Circuit is Activated
the integrated circuits from this 12 rms overvoltage transient, a separate instantaneous
acting circuit has been incorporated into the +5.6 Volt converter output. As a result,
the +5.6V supply is limited to a maximum of 7.4V during all overvoltage conditions.
2.1.5 DC/DC Converter. - The DC/DC Converter output tolerances are summarized
in Table H-l. The dc voltage allowable initial tolerances" are "approximately ±5% with
50 mVpp ripple. Except for the +5.6V supply, which is clamped at +7.4V, each
supply may experience a transient up to 12 ms in duration at a peak of +56%, -25% of
nominal voltage. Because of the voltage protection circuit in the continuous failure
mode, the maximum continuous deviation for all supplies is ±10% of nominal voltage.
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Figure H-l. Minimum Allowable Rise.Time in Milliseconds
2.2 Component Derating Guidelines • :
Worst case component derating and degradation:factors due to temperature
and aging are based on RCA Defense and Spacecraft Standards, which satisfy the re-
quirements of applicable Military Equipment Specifications. When non-approved parts
are used, design limits are based on the manufacturer's specified initial limits with
modifications to improve reliability as determined by engineering judgment of com-
ponent specialists. The following guidelines take into account the additional power
dissipation derating required in a zero atmosphere environment.
2.2.1 .Resistors. - The power dissipated by a resistor, averaged over a 30 second
period, shall not exceed 50 percent of its power ratings at the intended ambient tem-
perature nor shall it be subjected to a voltage exceeding 80 percent of its maximum
rated voltage for non-stacked resistors. " ,
When two or more resistors are stacked vertically, the derating factors as
shown will be multiplied by 0.8. When two or more resistors are stacked horizontally,
the derating factors as shown will be multiplied by 0.6.
Fixed composition resistors with nickel weldable leads shall be derated further
by a factor of 0.5.
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Carbon Film
Carbon Composition
Metal Film
Power Wire wound
Precision Wirewound 1%
Maximum level of 50 percent of rated
power.
Maximum level of 50 percent of rated
power.
Maximum level of 50 percent of rated
power.
Maximum level of 50 percent of rated
power.
Maximum level of 50 percent of rated
power.
Precision Wirewound 0.1% Maximum level of 25 percent of rated
power.
Precision Wirewound 0,5% Maximum level of 35 percent of rated
power.
Precision Wirewound 0.25% Maximum level of 25 percent of rated
power.
Precision Wirewound 0.05% Maximum level of 25 percent of rated
power.
Precision Wirewound 0.05% Maximum level of 15 percent of rated
power.
A summary of resistor derating factors, including transient operation, for the
ERTS system environmental requirements is given in Table H-2.
2. 2.2 Capacitors
Mica
Ceramic
Mylar, Polystyrene
Polycarbonate
Dipped - 50% of rated voltage (max.).
Molded - 35% of rated voltage (max.).
Maximum level of 50 percent of rated
voltage.
Maximum level of 45 percent of rated
voltage.
H-12
«e
ft
CM
•
CO tA
S?in
CM
ePinCM
o a in
m
co in
CO CO
«
oin
65
o
m
o
. to
o
2
.ao
3
at
8.S
0)
H
04
CJ
-H
eRin
e-
o
-H
ee
oo
00
m
in
CM
S?
CO
o
e*
m
m
CD inCM
K
•8
M
ce
e
r
9 £
"3 o
&ein
-H
ft
7
t-
o
K
U
«
eP
on
eP
fl
o
z
K
o ,
s*
fl
•-a
(J
ft
O
24
CX
K
OCd
N
H
K R
ER
65
FR
H-13
Glass, Ceramic Paper Maximum level of 50 percent of rated
voltage.
* Sol id Taht. (Polar) . Maximum level of 60 percent of rated
voltage.
* Solid Tant. (Non-Polar) Maximum level of 60 percent of rated
voltage. .
Herm. Sealed Tant. (WET), Maximum level of 70 percent of rated
Foil or Slug voltage.
Trimmer Maximum level of 50 percent of rated
voltage
The design shall also provide derating under ac, pulse or transient voltages,
All solid tantalums should have at least 3 ohms/volt series impedance. The derating
factors apply only for operating temperatures not exceeding 85°C (65°C for poly-
styrene capacitors). Additional derating must be applied for higher operating tem-
peratures. These can be provided upon request.
A summary of capacitor derating factors and storage conditions for the ERTS
system temperature and aging requirements are given in Table H-3.
2.2.3 Transformers and Inductors. - The maximum voltage stress to which a wind-
ing is to be exposed shall be less than 50 percent of its normal dielectric capability
based on insulation thickness and spacing.
The operating temperature shall not exceed 80 percent of the operating tem-
perature for the class of operation per MIL-T-27A.
Maximum current for the following wire sizes is 50 percent of the rated value:
#24 - 213.5 made
#28 - 105.8 made : .
#31 - 52.8 made
#34 - 26.5 made -
#36 - 16.7 made
* Circuits on internal supply will have current limited by dc/dc supply.
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#39 - 8.2 made
#40 - 6.6 made
#41 - 5. 2 made
2.2.4 Transistors. - The normalized junction temperature (TN) shall be limited to
0.40 when the average power is calculated over a 30 second time period.
NOTE
Average power is calculated over a 30
second time period. No voltage tran-
sient shall exceed 80 percent of the de-
vice's rated terminal breakdown volt-
ages. Power transistor deratings are
also based on the use of heat sinks which
limit the transistor case temperature
rise above ambient to 6° C/watt. In no
case, however, shall the junction tem-
perature be allowed to exceed 110 °C for
any transistor.
General Purpose Derate to 40 percent of rated power (max.)
High Speed Switching Derate to 40 percent of rated power (max.)
Medium Power Derate to 30 percent of rated power (max.)
High Power Derate to 30 percent of rated power (max.)
Field Effect Transistors
All Types BVDGO» BVSGO - derate to 75 percent
of rated value.
NOTE
MOS-FET's are vulnerable to damage
by static electricity discharge and,
therefore, precautions must be taken
to ground hands and tools to grounded
work bench and to maintain shorting
strap on leads in accordance with
RCA procedures.
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a. Parameter Derating Factors - When transistor specifications are not well
defined with respect to temperature or operating point characteristics, the
parameter derating factors shown in Table H-4 have been used. These derating
guidelines are relatively conservative and are considered to be applicable to
the ERTS system operating and storage requirements.
b. Power Dissipation - Transistor thermal impedance may be represented by
thermal- resistors in parallel with thermal capacitors as shown in Figure H-2.
^JC <$>£& <P-SA
r / ( r 1 /• 1 /' -/ L '
Gcs.
AAAA-. \ , . / \AAA- — i
Figure H-2. Transistor Thermal Impedance Equivalent Circuit
Where the thermal time constant, T , may be considered to .be
T = 0 0
X X X
In pulse applications, for most duty cycles, the external time constants are
large (several seconds), thus 4>cs and 4> «<° and are usually ignored. The :
internal time constant, <£jc, however, is small'and cannot be ignored. If the
duty cycle involves pulses of power dissipation occurring over a period of time
comparable to (or longer than),ric, then junction temperature rise is governed
by the peak.instantaneous power dissipation. Or, in other words, if
i -
Frequency of Operation <
Then, use instantaneous power dissipation and assume <t>jc - 0. On sthe other
hand, if the duty cycle involves pulses of power dissipation occurring over a
period of time much shorter than TJC, then the junction temperature rise is
based on average power dissipation. Or, if the frequency of operation is high,
f»
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TABLE H-4. TRANSISTOR PARAMETER DERATING FACTORS
Parameter
Saturation Voltages
VBE(Sat)
"• ••" •• ..: ;-. -. -'. - •
VCE ^
Breakdown Voltages
BVCE" BV' BVCB-
Leakage Current
TCB°' W' TEB°
Gain (hFE)
TO-5 or smaller
1 watt or greater
Gain Bandwidth (ft)
h Parameters (hrb,
hib, hob, hre, hie, hoe
Input and Output
Capacitance (cibo, cobo)
Switching Response
Noise Figure (NF)
fhfb
-
fhJe
Derating Factor
10% increase of maximum limit for aging
Derate typical ±20% for max. and min.
.Decrease 2.5 mV/° C rise in junction temperature
Derate typical ±50% for max. and min.
Increase 0.2 - 0. 5 mV/°C rise in junction temperature
10% decrease of minimum breakdown voltage for
aging
100% increase at maximum limit for aging
Double every 14" C rise in junction temperature for GE
Double every 10° C rise in junction temperature for Si
50% decrease of +25° C value for -55° C
16% decrease of +25° C value for 0° C
Derate limits ±25% for aging
Derate limits ±30% for aging
25% decrease of minimum limit for aging
Derate limits ± 20% for aging
No change in limits due to aging
No change in limits due to aging
No change in limits due to aging
No change in limits due to aging
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Then, use average power dissipation and assume 4>iC—*-co- In general, average
power is used when the pulse period is less than 1/10 of .the transistor time .
constant, TJC . When the external heat transfer conditions are known, for a
fixed dissipation, P, the transistor junction temperature is given by:
TJ " TA
or
TT = TA + 9TA PJ A JA . . .
where, .
T = temperature - 0° C ...
6 = thermal resistance - OC/watt
It should be rioted that in the zero gravity ERTS environment the affect of air
convection on 8
 sa (thermal resistance from sink to ambient) will be negligible.
c. Heat Transfer. -.Since the ERTS Electronic Unit will be operating in a vacuum,
there is no heat convection, thus heat transfer will be entirely due to radiation
• and conduction. When no heat sink is used, the radiating surface is simply
the component case area.
On the other hand, the Transport Unit is pressurized and some convection is
possible. However, except for the air circulation induced due to the zero
gravity environment, by the rotation components in the transport unit, convec-
tion will be slight. •
1. Radiation. - When the area of the heat sink is much smaller than the area
of the surrounding surface, the radiant heat transfer in BTU/hr is given
b v :
 . • • ; • ' • • . . . . ; '
Q . '=
where,
2A.. = heat sink area (ft )
e = emissivity (1 for a black body)
H-19
2 4
<* = Stefan-Boltzman constant (0.173 x 10-8 BTU/hr -ft -R )
T = Temperature of heat sink (° RanKine)
T = Temperature of surrounding surface (° RanKine)
« • . - '
Applicable radiation equation conversion factors are:
0
 RanKine = ° F + 460°
Watt •= 3.42 BTU/hr
If the above equation is applied to low power transistors, mounted on a
standard plastic pad, the maximum allowable power dissipation for a
radiation sink temperature of 61° C is as follows:
Radiating Surface TO-5 TO-18
e = 0.95 (painted surface) 123 43 mW
e = 0.6 (unpainted surface) 78 27 mW
2. Conduction - When heat dissipation by conduction is utilized in the ERTS
system, conduction is directly to the outer chassis, which is considered
to be an infinite heat sink. Thus the maximum heat sink temperature will
be 46° C, the VTR maximum environmental temperature.
2. 2. 5 Diodes
a. Zener voltage reference arid stabistor diodes. - The maximum average power
dissipation allowable is 50 percent of the 25° C power rating calculated over
a second time period. Use the manufacturer's maximum allowable dissipation
with liner devating for higher temperatures.
b. Signal, switch, rectifier, computer and zener regulator diodes. - Maximum
average power dissipation allowable is 20 percent of 25° C rated power calcu-
lated over a 30 second time period.
c. Rectifier Diodes. - Maximum forward current allowable is 50 percent of 25° C
rated forward current. Peak inverse voltages and surge currents shall be
limited to 80 percent of the device rating.
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d. General purpose diodes. - The normalized junction temperature (TN) shall be
limited to 0. 4 when the average power is calculated over a 30 second time _. ;
period. ••- • .'. .-. •
NOTE
In no case shall the junction temperature be~
allowed to exceed 110° C for any diode. In
addition, no voltage transients shall exceed
80 percent of the rated peak inverse voltage
of the device; nor shall surge current ex-
ceed 80 percent of the device rating.;
T is defined as:
N
Operating Junction Temp -25° C ;
Max. Rated Junction Temp -25° C
(manufacturer's max.)
. ' • • ' • • • _ • . , ; ; '•". ,'•"' v •!"' * • • '
Additional diode derating factors are given in Table H-5.
TABLE H-5'. DIODE PARAMETER DERATING FACTORS
Forward Voltage (V )
r
Zener Breakdown Voltage (B )
Leakage Current (I )
Breakdown Voltage (V_)K
, - ... - . . . , , . . - . , . v. ...,
5% increase of maximum limit for aging
derate typical ± 20% for max. and min.
Decrease 2 mV/° C rise in junction
temperature. • • - • _ • • . - . . . . / . . ,
Derate limits ± 1. 0% for aging
100% increase of maximum limit for aging
Double every 14° C rise in junction tem-
perature for GE : : ' .
Double every 10° C rise in junction temper-
ature for SL. _ .-•-: ;,
10% decrease of minimum breakdown
voltage for aging -
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2. 2. 6 Integrated Circuits. - Maximum Derating (percent of rated):
Digital - AC Fan-Outs - 60% - Power supply voltage to be as specified.
- DC Fan-Outs - 60% - Series connected logic gates are specified
for a given supply voltage, max. operating
temp., and frequency of clock operation.
- Combination of AC and DC Fan-Outs:
a. Load limit of AC levels - 60%
b. Load limit of DC levels - 40%
- Series connection of - 80%
- logic gates (max.)
Linear - Turn-on or Turn-off voltage transients (max. voltage ratings) -
95% - Supply voltages shall be as specified.
2. 3 Input/Output Impedance and Signal Specifications
Individual circuit input and output impedance and signal characteristics are
specified in the ERTS specification, Electrical Section.
H-22
APPENDIX I
SUMMARY OF RBV AND MSS INPUT/OUTPUT
DRIFT STATISTICAL ANALYSIS
1. Introduction
The RBV and MSS signal dc offsets and gain variations as a function of temper-
ature and aging have been summarized from the statistical analysis of the FM input/ .
output networks in order to project the maximum input to output dc offset and gain
drift. The RBV channel consists of the RBV Input, Modulator, Mixer, FM Amplifier,
Limiter/Demodulator, and RBV Output circuits. During MSS operation, the signal
path is identical to the RBV path except for the MSS Input and Output networks.
2. Summary
Detailed amplifier and component drift factors as a result of temperature and
aging are given in the worst case: analysis of each network.-. -In addition,' drift co- .;
efficients for a number:'of components (variable'inductors, varicaps) which were not
available for the worst case analysis have been obtained or given an estimated value
f o r t h e statistical summary. > . ' : • • • * ; ' . > . ' , : ; . . , - • ' . , . •
The percent dc offset and gain drift for the individual MSS and RBV networks-
is given in Table 1-1. As-noted in the table, the drifts are. given as a percent of ;
nominal peak to peak output signal. The total RBV dc offset•'drift"iis +12.6 percent . ? ••
due to temperature and +30 percent due to aging. The record to playback gain varia-r
tion is ±0.82 percent and ±7.1 percent due to temperature and aging respectively.
Similarly, the total MSS dc offset drift is ±29 percent due to temperature and ±65.8%
due to aging, and the record to playback gain: variation is ±0.93 percent due to tem^,;.
perature and ±4.6% due to aging. ' • : . . / • • . "•.
3. Statistical Analysis
The results of Table 1-1 were obtained using statistical combinations. This
technique is based on the following assumptions: " . ' • • • • ' • . • • -••*- - ,=
 :
a. The component part tolerances are not large relative to the component.;
part's nominal value.
b. The component part values are independent variables.
c. The component drift is normally distributed about its nominal value.
These assumptions are usually satisfied for most electronic circuits, but
 ;.
even when they are not fully realized, the results obtained are more realistic than''- •'
direct addition (worst case) of component part value limits. . „ 7
When normally distributed component drifts are .added statistically, the.per-:
formance variable will also follow a normal distribution. Thus, the probability of
the performance variable falling within the three sigma limits is 99.7%
I-*'
K
Q
U
HH
H
PQ
3
K)
W
HJpq
1
HH
0)
*, o
*4H O
.ga
w 3
S'-o
S . CD
CD5-1
CD
•.";.l
,_;;;.•
:,V". -
/ -^
a
O
,_
CD
43 2
Q 3
> -0
PQ ^
LJ
CD
"CD
. P M -
:
''
;
€
a
3
^r^ *X^ '
" . -w
CD
CO •
O
o173
..—.
s
' fl
'cd
o
€
o
CO
o
u
13
bf
'§)
a.a
CD
H
bfl '
. p] ,
•gl
<<
i
CD
, H
bfl
•^4
.^
as
CD
H
•§>
a
S
CD
H
_^
•; fi -
O
"CD
CM
 f
•<*i .'*" CM41. ,.. ;, 41 - -
t™ T^
oo co
O 0
: 41 • 41-
'"- °°
' . m co1 j
 ' i i 1 1 ' ' 1 1
~ i ^i ~
co co • Tt*
. . oo .Tt< co CM m4i 41 . 41
• . m
. oo 'co os
• • • ,in - . . -r-i co
41 41 41
• in ' t>
CO CM t-
o o o
41 41 41
r-i ' rH •* in
• OS • • •
CM
 : CM rH OS in
in
• rH
" <M 00 .
tH iH » rH CM
1 41 41 4 1
0
CD
^ tr o "-8, ^
a1 & ^ ^ • 3
•S .. fl .-|; S . 0
>- • • 'CQ -a ' 'S >
, pq , . M .. o ..« pq.
PH Je^ ni ^ ^ Qi
CO
i-
co
os
4!*
.00
in
'•S
os
rH
t-
41
CM
00
4^1
O
CO
CM*
rH
41
f— 1
O
H
• -i— i
aJU
s
•§'
'&0
a
'w
CD
T3
• 15§:§> J|,s
O CD
m .g
w -2 £
s i ff
"O -F-l
. n •—<
a -3 oog.^s-
10
 r/, «
• .2 -0
rH _d oii o •"
> 3 7,I'M
•• 8 w
£2 g. COo a eo
•§ 8 3
tn 0 fe
^ ^4i2 « -C-
^ fn -aS &g
•a S I
-u £ rt
fi ^ ^CD g CDo ft a
!H «>
CD
ft
^M
. 8
3
CM
• cn
S
O
55
1-2
The general expression for obtaining the standard deviation of the performance
variable is given by
where the performance variable, y, must be represented by an analytical function
that relates it to the various component parts of a network, or
;
 y = .f (X, X --- , X ) (2)
J . £ i I I - • . . . . - .
The partial derivatives yield the individual component sensitivity factors and
crx is the component three sigina deviation limit. .
. n
The application of equation 1 may be simplified when combining tolerances of ,
simple sums, differences or products. When the performance variable consists of
sums and differences, the deviation distribution is the RMS of the individual compo-
nent deviations expressed in the component units (ohms, uF, etc.). When the perfor-
mance.variable is a function of a product, the tolerance distribution is the root-mean-
square of the individual component tolerance expressed as percentages.
In general, the component sensitivities used in the statistical analysis were :
obtained from the network worst case analysis. However, computer programs were
utilized for the modulator and the demodulator delay line statistical summary. In
order to optimize the modulator component sensitivities, enough stray capacitance
was added to the oscillator tuned circuits to permit tuning the analytical equivalent
circuits at their nominal frequencies with nominal component values. The demodulator
delay line component sensitivities were obtained by successive variation of each com^-
ponent in an ECAP transient analysis and then determining the change in output pulse
width. To obtain the total input to output drift, the statistical results for each network
were added statistically.
4. Conclusion and Recommendations
As shown in Table 1-1, the modulator is the source of practically all the po-
tential drift, both due to temperature and aging. The modulator drift is a result;;of the
extremely high component sensitivities which are characteristic of the oscillator .tank
circuit. As shown in the modulator statistical summary, Table 1-2, for example, a
0.5 percent change in inductance results in a 12.5 percent MSS signal deviation. How-
ever, since a balanced type modulator is used, the difference frequency will be rela-?
tively constant when the corresponding components of the two oscillator tank circuits
track each other. Thus temperature drift may be minimized by matching components,
and as a precaution against modulator temperature drift, each board should be tem-
perature cycled and any marginal components replaced.
 f
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TABLE 1-2. MODULATOR DRIFT CHARACTERISTICS
Component
C2 - 100 pF
C13 - 100 pF
L3 - 46nH
L6 - 60nH
CR1 - 42pF
CR2 ^ 42pF
" ' • • ; • - . • • ; • . . '••'.
Modulator 'Drift
Worst Case
Statistical
Sensitivity
-108 kHz/pF
-101 kHz/pF
-1.06 MHz /nH
-863 kHz/nH
-611 kHz/pF
-570 kHz/pF
Tolerance (%)
Temp.
0°
'>.
61° ;
O.to + .25
0 to + . 25
±0.5
±0.5
+1.22 to
+2.44
+1.22 to
+2.44
Aging
±0.5
±0.5
±1.5
±1.5
±2.0
±2.0
Oscillator Deviation (kHz)
Temp.
25° - 61 °C
0 to -27
0 to -25.2
-245
-250
-310 to -620
-290 to -580
±952
±564
Aging
±54
±50.4
±735 .
±745
±515
±480
±2. 65MHz
±1.31 MHz
Notes: 1. QsciUator frequencies for component sensitivity factors:
Fl =100.13 MHz, F2 = 107.31 MHz.
2. Output signal sensitivity is: RBV = 0.33mV/kHz, MSS = 0.25m VAHz
Further modulator temperature stabilization may be accomplished by regulating
the bias current of the RBV and MSS Input circuit emitter followers. Therefore, for
temperature stability purposes, it may be desirable to match individual RBV and MSS
input boards to a specific modulator.
Since the polarity of component aging coefficients is not predictable, compen-
sation for modulator aging drift is not possible. As a result, the saturation level of
each demodulator should be checked to insure that enough dynamic range is available
to accommodate the maximum carrier frequency plus deviation which may occur due
to aging drift (MSS nominal + 1MHz + 1.31 MHz).
Since the aging coefficients of the varicap and variable inductions used in the
analysis are not well defined, some revision of the data presented in Table 1-2 is
possible. The varicap aging coefficient used in the computations is based on the aging
coefficient of a similar diode which has been documented in the "RCA Standards", and
the variable inductor aging coefficient was projected from the aging coefficient of a
fixed inductor of similar construction. .
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